搜索资源列表
-
1下载：
能综合的YCrCb2RGB模块（verilog)_采用3级流水线,用fpga做小数运算，还有就是流水线技术 -can YCrCb2RGB integrated module (Verilog) _ used three lines, they simply do with fractional arithmetic, there is pipelining technology
-
-
0下载：
verilog 实现的FFT 流水线操作，速度能达到200M-verilog pipelining the FFT implementation, the speed can reach 200M
-
-
0下载：
16阶FIR VHDL程序并附带testbench，并有简单流水线设计！-16 Tap FIR vhdl code with testbench and pipelining design
-
-
0下载：
verilog 开发的，模拟CPU流水线操作的工程设计。-verilog developed to simulate the engineering design of CPU pipelining.
-
-
0下载：
Verilog Source File. MIPS Processor Pipelining
-
-
0下载：
实现4位乘法器的流水线操作计算，便于理解流水线(The implementation of pipelined operation of 4 bit multiplier is convenient for understanding pipelining)
-
