搜索资源列表
-
2下载：
system verilog 是国际流行的设计和验证语言，根据语言的特点分为两部分:for设计和for验证。另外一种书是介绍如何应用system verilog, 如果你要用syntem verilog, 推荐先读一下。-system verilog is popular hardware design and verification language. The languange compose of two part: systemverilog for desin , system ve
-
-
0下载：
SystemVerilog For Design (Springer-2nd_Ed-2006)-SystemVerilog For Design (Springer-2nd_Ed-2006)
-
-
0下载：
This book is intended as a student textbook for both undergraduate and postgraduate
students.-This book is intended as a student textbook for both undergraduate and postgraduate
students. The majority of Verilog and SystemVerilog books are aimed
-
-
0下载：
ebook for SystemVerilog for Design second Edition
-
-
0下载：
本文档用于使用systemverilog系统硬件描述语言做ASIC设计，深入浅出，易懂(The doc is using systemverilog system harward descr iption language to do ASIC design.The doc is easy to read,for new bird in this fact.)
-
