2ASK 模块的Verilog实现，附带完整的测试文件-2ASK Verilog module implementation, with a complete test file

quartusii下编写的FSK代码，使用verilog编写的，比较简单的发送和接收部分-the FSK code written under quartusii, use verilog to write, simple sending and receiving part