搜索资源列表
CLOCK
- 文通过ALTERA公司的quartus II软件，用Verilog HDL语言完成多功能数字钟的设计。主要完成的功能为：计时功能，24小时制计时显示；通过七段数码管动态显示时间；校时设置功能，可分别设置时、分、秒；跑表的启动、停止 、保持显示和清除。-Through the ALTERA company quartus II software, using Verilog HDL language to complete the design of multi-function digital
seven_seg_decoder
- ITS A verilog HDL code for seven segment display .. on different FPGA there are seven segment displays available .. any number from 0 to 9 can be displayed on it .. using this decoder a BCD input is required .. that would be decoded to seven segment
binary_to_bcd
- this a verilog code .. it converts 9 bit integer value to its corresponding twelve bit BCD number that is required as an input to a seven segment decoder or otherwise also an integer that may be represented by binary bits can be changed to its corres
PicoBlaze_Embedded_Template
- 基于xilinx的FPGA_partan3软核picoblaze的verilog程序，在picoblaze上pbus总线上挂有7段数码管，VGA，按键的驱动。-The xilinx the soft FPGA_partan3 nuclear picoblaze of verilog program in picoblaze pbus bus hang 7-segment digital tube, VGA button driven.
Verilog
- 用Verilog语言编写的多功能数字钟，用七段显示时钟-Verilog language, multi-function digital clock clock, seven-segment display
VSELLLERRe
- 一种基于verilog HDL的自动售货机控制电路设计:能对5种不同种类的货物进行自动售货，价格分别为A=1.00，B=1.50，C=1.80，D=3.10，E=5.00 。售货机能接受1元，5角，111角三种硬币(即有三种输入信号IY，IWJ，IYJ)，并且在一个3位7段LED(二位代表元，一位代表角)显示出来以投入的总钱数，最大9.90元，如果大于该数值，新投入的硬币会退出，选择货物的输入信号I -Verilog HDL-based vending machine control cir
fVerrilog_Devr
- 朋友，我是Jawen.看到先前上载的一套CPLD开发板的VHDL源码挺受欢迎的，现在就将她的Verilog源码也一并贡献给大家：8位优先编码器，乘法器，多路选择器，二进制转BBCD码，加法器，减法器，简简单易懂状态机，四位比较器，7段数码管，i2c总线，lcd液晶LCD显示出来，拨码开关，串口，蜂鸣器，矩阵键盘，跑马灯，交通灯，数字时钟 可直接使用。 -Friends, I Jawen. See previous upload a CPLD Development Board VHDL so
Timer
- 用verilog语言实现的定时器。在DE2-70开发板上设计，七段数码管分别用于显示时/分/秒，并带有预置时间功能。-Timer verilog language. DE2-70 development board design, seven-segment digital tubes were used to display hours/minutes/seconds, with the function of the preset time.
qiduanyimaqi_verilog
- 七段译码器的verilog实现。VHDL，单片机开发程序，数字逻辑与处理器基础实验，你懂d。-Seven segment decoder verilog implementation. VHDL, MCU development program, the digital logic and processor basic experiment, you know d.
elevator
- 用Verilog代码进行电路设计，并在指定可编程FGPA芯片上实现电梯控制器的功能，要能够对多个楼层的请求作出判断。用七段显示器显示当前楼层，led灯表示当前电梯是上还是下状态。-Performed using Verilog code circuit design and realization of the function is specified on the elevator controller chip programmable FGPA, to be able to make a
NandBuffer
- verilog编写，含三路正弦信号发生器，三路数据乒乓缓存模块。乒乓缓存读写控制采用三段式状态机实现。-The project contains a 3-channel sine generator and a 3-channel ping-pong buffer which is written in verilog. The write and read control of buffer is implemented in 3-segment FSM.
SEG7_LUT
- altera 7-segment verilog code.