搜索资源列表
spi.tar
- This is a verilog code used oversampled clock to implement SPI slave. Also include C code for a ARM processor as the SPI master-This is a verilog code used oversampled clock to implement SPI slave
spi_master
- SPI wishbone master and verification environment
SPI
- 使用VHDL写的SPI Master模块(Using the SPI Master module written in VHDL)
spi
- 利用VHDL在FPGA内实现SPI总线的主从控制器设计(SPI Master and Slave Controller)
AD9910-SPI-Interface-master (1)
- VHDL spi ad9910 for FTW