用vhdl描写的通用异步dram控制器，经过编译器综合和仿真测试，符合设计要求。-Using VHDL descr iption Universal Asynchronous dram controller, through an integrated compiler and simulation testing, in line with the design requirements.

The 4-bit MBUS target ID of the DRAM controller.