INTRODUCTION The course program on Verilog HDL Basics is designed for undergraduate education on “VLSI Design” specialization. The course duration is 64 hours, lectures volume is 32 hours, and laboratory works are 32 hours. COURSE GOALS AND OB

LOW POWER REFERENCE PAPER FOR VLSI DESIGN