搜索资源列表
USBipcore
- usb1.1 ip核,使用verilog编写-usb1.1 ip nuclear, prepared using the Verilog
USB-1.1-IP-CORE-VHDL
- USB1.1标准接口的IP核的实现和其设计实现的源码范例VHDL-USB1.1 standard interface IP core implementations and examples of their design and implementation of the VHDL source code