搜索资源列表
NIosII软处理器快速入门
- Nios II是一个用户可配置的通用RISC嵌入式处理器,这个文档详细介绍这个处理器的用法-Nios II is a user-configurable generic embedded RISC processor, the document details the use of the processor
rtlinux__doc(2)
- ARM?系列微处理器作为全球 16/32 位 RISC 处理器市场的领先者，在许多领 域内得到了成功的应用。近年来，ARM 在国内的应用也得到了飞速的发展，越 来越多的公司和工程师在基于 ARM 的平台上面开发自己的产品。 -ARM microprocessor family as a global 16/32 bit RISC processor market leader, in many areas has been successfully applied. In recen
44b0_lcd
- S3C44B0X 是常用的一款基于ARM7TDMI 内核的RISC 处理器，这是它的LCD公测程序-S3C44B0X is one of the commonly used kernel based on the ARM7TDMI RISC processor, This is its LCD Gongce procedures
ARM-emulator-2.1
- RISC processor ARM-7 emulator-ARM RISC processor-7 emulator
OpenRISC-introduction
- 介绍了openrisc的体系结构，附带了一些学习笔记，希望对设计risc处理器的同志有所帮助。-Introduced openrisc architecture, with a number of study notes, want to risc processor design comrades help.
verilog_risc
- RISC状态机由三个功能单元构成：处理器、控制器和存储器。 RISC状态机经优化可实现高效的流水线操作。 RISC 中的数据线为16位。 在数据存储器中的0到15的位置放置16个随机数，求16个数的和，放在数据存储器的16、17的位置，高位在前 对这16个数进行排序，从大到小放置在18到33的位置 求出前16个数的平均数，放在34的位置 基本指令有NOP, ADD, SUB, AND, RD, WR, BR,BC。 因为采用16位指令，有扩充的余地。-RISC
risc
- RISC（reduced instruction setcomputer，精简指令集计算机）是一种执行较少类型计算机指令的微处理器。改源码是vhdl语言，能在FPGA上跑。-RISC [reduced instruction setcomputer, Reduced Instruction Set Computer] is an implementation of fewer types of computer instructions to the microprocessor. VHDL s
alu
- verilog code for alu in RISC processor
RISC
- source and benchmark test for the registery parts of a RISC processor-source and benchmark test for the registery parts of a RISC processor
CPU_Architecture
- Our processor is a RISC processor that can be used for many general applications, but it is specially designed for the purpose of high speed network related tasks. External hardware accelerator is used for network packet processing. The common netw
RISC-DSP
- RISC-DSP组合处理器设计优化[1].-RISC-DSP processor design portfolio optimization [1].
RISC
- 32 bit RISC Processor with 3 stage pipeline
RISCMCU_Thesis
- thesis of risc processor
zxcpu
- 用VHDL语言设计了一个含10条指令的RISC处理器。假定主存可以在一个始终周期内完成依次读写操作且和CPU同步，系统使用一个主存单元。处理器指令字长16位，包含8个通用寄存器，1个16位的指令寄存器和一个16位的程序记数器。处理器的地址总线宽度16位。数据总线宽度16位，取指和数据访问均在一跳蝻数据总线。处理器支持包含LDA，STA，MOV，MVI，ADD，SUB，AND，OR，JZ，JMP十条指令。其中仅有LDA和STA是访存指令。-VHDL language design with a R
risc-processor
- 32 bit risc processor
8-bit-risc-in-vhdl.vhd
- risc processor in vhdl
PIC16F5X-RISC
- PIC16F5X-大型RISC处理器-代码实现集合,其中包含工程，说明文档-PIC16F5X-Large RISC processor- code set, which includes engineering, documentation
RISC-CODE
- Design and Implementation of 16 Bit RISC Processor
32-bIT-RISC-DOC-a4
- it is 32 bit risc processor code in vhdl
32-bit-RISC
- 基于MIPS指令集的32位RISC处理器逻辑设计的论文，讲的非常详细适合初学者学习。-32-bit RISC processor logic based on MIPS instruction set design paper, speak very detailed is suitable for beginners to learn.