搜索资源列表
-
1下载：
一个 FIR 滤波器的 verilog 实现， 与 matlab 产生的 reference code 相互验证。,Verilog a FIR filter to achieve, with the reference code generated by matlab mutual authentication.
-
-
1下载：
fir滤波器，Verilog语言写的，容易看懂,fir filter, Verilog language written in easy to understand
-
-
2下载：
verilog HDL 写的LMS滤波器-LMS filter using verilog HDL language
-
-
0下载：
fir滤波器-verilog，基于verilog的fir滤波器源码-fir filter-verilog, the fir filter based on the Verilog source code
-
-
0下载：
比较简单的16位fir滤波器，16阶，Verilog编写-Simple 16-bit fir filter, 16 bands, Verilog prepared
-
-
0下载：
16阶FIR滤波器--本设计用VERILOG HDL语言串行DA算法实现16阶有限频率响应滤波器！-16-order FIR filter- this design language VERILOG HDL serial DA algorithm limited frequency response of 16-order filter!
-
-
1下载：
用Verilog编写的fir滤波器程序！-Verilog prepared using the procedure fir filter!
-
-
0下载：
FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
-
-
0下载：
FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
-
-
0下载：
FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
-
-
0下载：
FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
-
-
0下载：
用verilog设计的FIR滤波器。滤波器需要很快的处理速度，所以采用了wallace树算法，超前进位加法器-The FIR filter is designed with verilog. To improve the process speed, wallace tree and fast-carrylook-aheadarithmetic were used.
-
-
0下载：
Fir verilog code implemented to find out the output of fir filter
-
-
1下载：
用verilog写的16阶串行DA算法FIR滤波器-Verilog written by 16-order FIR filter serial DA algorithm
-
-
0下载：
使用verilog语言实现的fir滤波器，使用了内部的触发器资源，优化。-Verilog language used to achieve the fir filter, the use of internal resources of the flip-flop, and optimize.
-
-
0下载：
利用verilog语言设计实现8路FIR滤波-Using verilog Language Design and Implementation of 8-channel FIR filter
-
-
0下载：
Verilog编的fir滤波器，可以自己输入参数序列，产生滤波波形-Verilog compiled fir filter, input parameters can be their own sequence, resulting in filtered waveforms
-
-
1下载：
数字电路设计中的，fir滤波器设计，我做的是8位宽的，利用vhdl实现，附带了完整的代码，报告，我没有对我的信息进行删除，是希望大家能够诚实的利用这个代码，提高自身本领。-Digital circuit design, fir filter design, I am doing is 8 bits wide, using vhdl implementation, with a complete code, the report, I did not delete my information i
-
-
0下载：
实现FIR滤波，利用Verilog语言对其进行了设计
-FIR filter implementation using Verilog language design was carried out
-
-
0下载：
FIR FILTER DESIGN IN VERILOG ON FPGA
-
