搜索资源列表
-
1下载：
ATSC发送端部分，ATSC标准特有的TCM编码，共6个文件，包含tb文件，已通过仿真，没有问题，verilog代码-ATSC transmitter, the ATSC standard TCM unique coding, a total of six documents, tb-contained documents, had passed through simulation, no problem, verilog code
-
-
0下载：
基于FPGA的直接序列扩频发射机的设计与仿真。实验中以QuartusII 7.2 为设计和仿真工具，
各模块采用Verilog HDL设计并封装，顶层使用图形设计方式,最后得到的仿真结果使用Matlab描点来绘制出波形。
,FPGA-based direct sequence spread spectrum transmitter of the design and simulation. Experiment to QuartusII 7.2 for the design and simu
-
-
2下载：
644 MHz SDR LVDS 发射器/接收器(verilog and doc),644-MHz SDR LVDS Transmitter/Receiver
-
-
1下载：
基于FPGA的我直接扩频序列发射机的quarters代码，-direct sequence transmitter
-
-
0下载：
比特序列传送模块
把输入的八位比特数据 做循环后每个比特输出 详细请看英文描述-• To create Verilog-HDL modules written in the RTL style appropriate for both simulation and synthesis, for the various component parts of an Asynchronous Serial Data Transmitter.
• To verify th
-
-
0下载：
RTL 异步数据传送模块
用verilog HDL 语言描述
输入为八比特数据，执行操作后异步每比特输出。-• To create Verilog-HDL module written in the RTL style appropriate for both simulation and synthesis, for an Asynchronous Serial Data Transmitter.
• To verify the correct behavi
-
-
0下载：
UART Transmitter. VHDL code and its testbench.
-
-
0下载：
UART Transmitter Verilog Code
-
-
0下载：
the uart transmitter and receiver are used to design the data transmission for 8bit sipo and piso in verilog
-
-
0下载：
UART (universal asynchronous receiver transmitter protocol) working verilog
-
-
0下载：
uart发射机Verilog HDL代码-Verilog HDL code uart transmitter
-
-
0下载：
基于verilog的串口uart发送端实现-Verilog-based serial transmitter to achieve
-
-
0下载：
基于verilog的串口uart发送端实现-Verilog-based serial uart transmitter to achieve
-
-
0下载：
这是一本介绍verilog语言的书籍，verilog语言应用于FPGA，可实现诸多实时处理模块，例如实时OFDM发射机和接收机的制作-verilog for FPGA，real time OFDM Transmitter and receiver
-
-
0下载：
UART transmitter using Verilog
-
-
0下载：
Verilog Code for Transmitter USART
-
-
0下载：
此程序为基于OFDM的802.11a的发送端的VERILOG程序，包含所有模块。-This program is VERILOG program sender 802.11a OFDM-based, including all modules.
-
-
0下载：
基于FPGA的Verilog语言编写的数字FM发射机(Digital FM Transmitter Based on FPGA Verilog Language)
-
-
0下载：
实现HDMI的receiver和transmitter，来源xilinx xapp(Implement HDMI interface 1.0, including receiver and transmitter,from Xilinx xapp)
-
-
0下载：
一个用verilog实现的HDMI发送器，已在XILINX的7系列FPGA上验证(A HDMI transmitter implemented by Verilog has been verified on XILINX's 7-series FPGA)
-
