CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 搜索资源 - cipher encryption

搜索资源列表

  1. project

    0下载:
  2. Cobra-H128 密码的加密和解密.输入端口e=0,加密;输入端口e=1,解密。128位的块输入和4个64位的密钥-realization of encryption and decryption of Cobra-H128 cipher
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-25
    • 文件大小:16787
    • 提供者:小鱼儿
  1. UES

    0下载:
  2. Until modern times cryptography referred almost exclusively to encryption, which is the process of converting ordinary information (plaintext) into unintelligible gibberish (i.e., ciphertext).[2] Decryption is the reverse, in other words, moving from
  3. 所属分类:SCM

    • 发布日期:2017-04-01
    • 文件大小:968471
    • 提供者:Divya
  1. KeeLoq

    1下载:
  2. * Corrected KeeLoq Encryption and Decryption functions by Ruptor. * Use at your own risk! This source is not copyrighted. * Encoder encrypts an all-0 block, decoder decrypts it. * KeeLoq cipher encrypts 32-bit blocks with 64-bit keys. * K
  3. 所属分类:Other Embeded program

  1. RC6-block-cipher-using-VHDL

    1下载:
  2. VHDL implementation of RC6 encryption algorithm Test file represent applying all zero input and all zero key note that result is correct but bytes positions are swapped
  3. 所属分类:VHDL编程

    • 发布日期:2013-04-01
    • 文件大小:55058
    • 提供者:waleed
  1. Block-cipher

    0下载:
  2. block cipher encryption code
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-03
    • 文件大小:7053
    • 提供者:gaeib
  1. SIMULATION-AND-SYNTHESIS-OF-TRIPLE-DES-BLOCK-CIPH

    0下载:
  2. This project presents FPGA implementations of the DES and Triple-DES with improved security against power analysis attacks. The proposed designs use Boolean masking, a previously introduced technique to protect smart card implementations from these
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-10
    • 文件大小:5363593
    • 提供者:abilash
  1. blowfish

    0下载:
  2. Blowfish算法是一个64位分组及可变密钥长度的对称密钥分组密码算法,可用来加密64比特长度的字符串。32位处理器诞生后,Blowfish算法因其在加密速度上超越了DES而引起人们的关注。Blowfish算法具有加密速度快、紧凑、密钥长度可变、可免费使用等特点,已被广泛使用于众多加密软件。 -Blowfish is a keyed, symmetric cryptographic block cipher designed by Bruce Schneier in 1993 and pl
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-30
    • 文件大小:32998
    • 提供者:郑景静
搜珍网 www.dssz.com