搜索资源列表
-
1下载：
基于VHDL语言的循环码编码器的程序，以一个（15，6）循环码为例,VHDL language based on the cycle of the program code encoder to a (15,6) cyclic code as an example
-
-
2下载：
通用的循环码编码器和（7,4）循环码译码器。采用VERILOG HDL编写，通过硬件验证。需使用modelsim 5.6仿真,Common cyclic code encoder and (7,4) cyclic code decoder. VERILOG HDL preparation used by the hardware verification. Need to use simulation modelsim 5.6
-
-
0下载：
基于VHDL设计的在quarters2上的循环码编码器-VHDL-based design at quarters2 on the cyclic code encoder
-
-
0下载：
用vhdl语言采用时序电路(移位寄存器)的方式实现（7，4）循环码编码器-Vhdl language used by the timing circuit (shift register) way to achieve (7,4) cyclic code encoder
-
