搜索资源列表
-
0下载：
用Vhdl硬件描述语言编写的FIR数字滤波器-Vhdl using Hardware Descr iption Languages in preparing the FIR digital filter
-
-
0下载：
数字信号处理的fpga实现，用VHDL语言编程实现IIR滤波器,Digital signal processing to achieve the FPGA, using VHDL language programming to achieve IIR filter
-
-
0下载：
FPGA实现数字滤波器，用VHDL语言实现的直接1型FIR滤波器，具有较好的参考价值。,FPGA realization of digital filters using VHDL language to achieve the direct FIR filter type 1, has a good reference value.
-
-
2下载：
verilog HDL 写的LMS滤波器-LMS filter using verilog HDL language
-
-
3下载：
基于FPGA的自适应滤波器的实现。采用Verilog编程，2阶滤波器。-FPGA-based realization of the adaptive filter. Using Verilog programming, 2-order filter.
-
-
1下载：
用Verilog编写的fir滤波器程序！-Verilog prepared using the procedure fir filter!
-
-
0下载：
数字信号处理的fpga实现，用VHDL语言编程实现FIR滤波器-Digital signal processing to achieve the FPGA, using VHDL language programming to achieve FIR filter
-
-
0下载：
应用matlab 软件设计了下变频器中的CIC、HB、FIR滤波器等核心模块，并将各模块融为一体从软件实现的角度完成了对系统的搭建和功能仿真。-About such key algorithms as CIC, HB, FIR of each module in down- conversion, discussion, abstraction and summarization are given in this paper. Using the MATLAB software, we des
-
-
0下载：
FIR filter design method using Xilinx FPGA platform.
-
-
0下载：
利用verilog语言设计实现8路FIR滤波-Using verilog Language Design and Implementation of 8-channel FIR filter
-
-
0下载：
fir filter design using vhdl codes
-
-
1下载：
数字电路设计中的，fir滤波器设计，我做的是8位宽的，利用vhdl实现，附带了完整的代码，报告，我没有对我的信息进行删除，是希望大家能够诚实的利用这个代码，提高自身本领。-Digital circuit design, fir filter design, I am doing is 8 bits wide, using vhdl implementation, with a complete code, the report, I did not delete my information i
-
-
0下载：
工程：用VHDL语言实现的FIR滤波器设计。-FIR filter using vhdl using QuartusII
-
-
0下载：
基于FPGA的高阶FIR滤波器设计4有matlab设计步骤 4.3更详细 第六章量化系数实例-FIR using FPGA ，QuartusII software
-
-
0下载：
实现FIR滤波，利用Verilog语言对其进行了设计
-FIR filter implementation using Verilog language design was carried out
-
-
0下载：
Code for CSD Multiplier
-
-
0下载：
FIR滤波器，算法，采用VHDL编程语言，算法比较简单，希望对大家有所帮助。-FIR filter algorithm, using VHDL programming language, the algorithm is simple, we want to help.
-
-
0下载：
ABSTRACT:
Low power consumption and smaller area are some of the most important criteria for the
fabrication of DSP systems and high performance systems. Optimizing the speed and
area of the multiplier is a major design issue. However, area and
-
-
0下载：
利用VHDL和Verilog HDL语言实现FIR滤波器-Using VHDL and Verilog HDL language to realize FIR filter
-
-
1下载：
FIR filter design using Matlab Coefficient file and RTL design for FIR filter Design
-
