搜索资源列表
dds_fpga
- DDS在现在运用月来越广泛，在相对带宽、频率转换时间、相位连续性、正交输出、高分辨力以及集成化等方面都远远超过了传统频率合成技术所能达到的水平，为系统提供了优于模拟信号源的性能。利用DDS技术可以很方便地实现多种信号。在FPGA上实现的DDS-DDS now to the use of more extensive relative bandwidth, frequency conversion time, phase continuity, quadrature output, high-re
qam_gen_packed
- ADI BF dsp正交幅度调制 ＱＡＭ 源码-ADI BF dsp QAM quadrature amplitude modulation source
Using-the-Enhanced-QEP
- 283xxDSP正交编码电路的原理使用，英文文档-Using the Enhanced Quadrature Encoder Pulse
count_plus_last
- 对电机的编码器输入的正交编码信号进行4倍频处理 ，生成一个新的计数脉冲 ，同时判断电机的转动方向，输出一个方向标志电平信号，从而可以让DSP知道电机的转速和方向。-On the motor encoder inputs of the quadrature encoder signals 4 octave treatment, generates a new pulse count and at the same time to determine the direction of motor r
FTM-Quadrature-Decoder
- 飞思卡尔kinetis10的正交解码功能详解，包含例程。用于电机正反向测速。-the application of FTM Quadrature Decoder of Kinetis10.
LPC1768-Xplorer
- LPC1768-Xplorer is a CORTEX-M3 based stamp board for NGX’s mbed-Xpresso Baseboard. The LPC1768 microcontroller has 512KB of internal flash and 64KB RAM. Ethernet MAC, USB Device/Host/OTG interface, 8-channel general purpose DMA controller, 4 UARTs, 2
Lpc1768_QEI_Velo
- a project in Keil for the lpc1768 micro controller for calculating speed of the quadrature encoder , and connect via usb in Hid , with bulk transfer, and using a timer for Adc , to taking some conversion in every 20 msec
WireLineDepthRecorder
- 一种深度和拉力测量系统，采用quadrature编码器，且直接输入PIC单片机，其他硬件包括AD7714 24位高精度AD转换器，提供4路模拟输入。-A kind of depth and tension measuring system, using quadrature encoder, and directly enter the PIC microcontroller, other hardware including the AD7714 24-bit high precision A
ARM.cortex-M3.Interrupt.QEI.hw_types
- ARM cortex-M3系列处理器的代码，包括正交编码器接口QEI、中断控制Interrupt、硬件类型定义hw_types。（IAR环境工程）-ARM cortex-M3 family of processors code, including quadrature encoder interface, QEI, interrupt control Interrupt, the hardware type definition hw_types. (IAR Environmental Eng
ip_digifrec
- The Digital IF Receiver megafunction combines a quadrature NCO and a digital mixer to translate the input IF signal down to baseband
Codeur_SP
- quadrature encoder state machine
quaddecoder_verilog_ise11.2_used_09042010
- Two simple Quadrature decoder and Counter build in a XILINX XC9536 CPLD. This Core is coded in Verilog and contains the compete Project file and the fitted quad.jed File. The Pinout is descr ipted in the Constrained file quad.ucf. To use them, y
MyEncoder
- Quadrature Encoder code in c language for PIC16f877,PIC12f675
QS_qei_on_it
- How decode quadrature coder with external IT. This code example is written for dsPIC30F but easily transposable.
ofdmbaseband
- the OFDM PHY is adaptive therefore it supports multiple schemes BPSK, QPSK, 16-QAM and 64-QAM for data carriers’ modulation. The constellation diagrams are gray mapped and shows the magnitudes I and Q (In-phase and Quadrature) components of e
qam
- quadrature amplitude demodulator
QuadratureCounter
- gdf example for Quadrature Encoder Counter
mapper
- vhdl code for mapping the real and quadrature QAM Symbol
digital-quadrature-down-converter
- 基于FPGA的数字正交下变频器设计,在ALTERA的DE2开发板上设计一个多相滤波结构数字正交变换器。其中多相滤波模块是最关键模块，该模块将64阶滤波器的系数分成奇偶两路，并通过VHDL常数的方式存储在模块内部。这些常数是通过在MATLAB中调用FDATool，根据滤波器的参数要求来生成的。这些浮点格式的滤波器系数还需要在MATLAB中计算成二进制补码的形式，才可以存储在模块中。-FPGA-based digital quadrature down-converter design, ALTER
STM32-Quadrature-Encoder-Source-Code
- STM32使用正交编码器的完整代码，数码管实时显示-Complete code for STM32 using a quadrature encoder, real-time digital control display