搜索资源列表
-
0下载：
本程式為並列flash ROM之控制程式, 可將flash rom的資料讀出後, 經過CPLD controller將圖檔轉成VESA影像訊號, 輸出至螢幕, 本程式已經過硬體驗證-the parallel program for controlling flash ROM programs, rom flash can be read out information, After drawing CPLD controller will turn into VESA video signal
-
-
1下载：
实现简单CPU功能的源码，可以实现加减乘除和移位功能，VHDL代码，程序运行在MAX PULS和Quartua上。-The purpose of this project is to design and simulate a parallel output controller (POC) which acts an interface between system bus and printer. The Altera’s Maxplus Ⅱ EDA tool is recommended
-
-
0下载：
用VHDL语言设计的poc （并行输出控制器） 用法：中断模式 和 查询模式-Using VHDL language design poc (parallel output controller) Usage: interrupt mode and query mode
-
-
0下载：
系统总线与打印机之间的借口：并行输出控制器POC的设计。涉及POC与CPU，POC与printer之间的握手操作。-Between the system bus and an excuse for the printer: parallel output controller POC design. Involved in POC and CPU, POC and the printer handshake between the operations.
-
-
0下载：
The internal circuit of the simulated printer module, in a students course design - A parallel output controller (POC) .-The internal circuit of the simulated printer module, in a students course design - A parallel output controller (POC) .
-
-
0下载：
并行输出控制器，实现CPU与打印机之间的通信，程序基于VHDL语言，内附完整实验报告与仿真图像-The purpose of this project is to design and simulate a parallel output controller (POC)which acts an interface between system bus and printer. The Altera’s Quartus II EDA tool is recommended and provid
-
-
0下载：
基于VHDL的并口控制器，用于实现CPU与打印机之间的通信。-A parallel output controller
-
-
0下载：
The purpose of this project is to design and simulate a parallel output controller (POC)
which acts an interface between system bus and printer. The Altera’s Maxplus II
EDA tool is recommended and provided for simulation.
-
-
0下载：
源码包含三个模块，数据发送模块是读取FIFO中的数据后，将并行数据转换为串行，同时对串行数据进行曼彻斯特编码输出。数据接收模块是对接收的数据进行曼彻斯特解码。FIFO控制器模块将接收的串行数据转换为并行，并存储。
曼彻斯特解码部分本文采用了过采样技术，使用了一个8倍时钟进行采样。每一个数据周期采样8次，每四次采样确定一个状态，如果采样到三次及以上高电平则认为是高状态，否则认为是低状态。状态由高到底则是数据0，由低到高则是状态1。-Source consists of three module
-
-
0下载：
用VHDL语言设计一个并行输出控制器POC，作为系统总线个打印机的借口-The purpose of this project is to design and simulate a parallel output controller(poc) which acts an interface between system bus and printer. The Altera’s Maxplus II EDA tool is recommended and provided for simul
-
-
0下载：
设计一个并行输出控制器，可以连接系统总线和打印机- The purpose of this project is to design and simulate a parallel output controller (POC) which acts an interface between system bus and the printer.
-
-
0下载：
POC is one of the most common I/O modules, namely the parallel output controller. It plays the
role of an interface between the computer system bus and the peripheral (such as a printer or other
output devices).-A parallel output controller
-
