搜索资源列表
electric-8.08
- The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including: * Custom IC layout * Schematic Capture (digital and analog) * Textual Languages such a
dsp_builder
- Dsp Builder是一种将Matlab算法描述的语言，转换为硬件设计语言的工具。在VLSI和ULSI技术环境下，对于快速开发具有很大的帮助-Dsp Builder is a Matlab algorithm will be described in the language into hardware design language tools. In the VLSI and ULSI technology, environment, for the rapid development o
VLSI
- [電子書籍]利用verilog硬體程式語言來設計大型積體電路的經典書籍 "Digital VLSI Design with Verilog" 由淺入深值得一看 -[E-books] verilog hardware descr iption language used to design large-scale integrated circuit classic books " Digital VLSI Design with Verilog" Deep and worth
ASIC_Design_Flow_Tutorial
- this is asic design flow tutorial for vlsi design-this is asic design flow tutorial for vlsi design......
scad3
- this the SwitcherCAD III Overview book for vlsi design-this is the SwitcherCAD III Overview book for vlsi design.......
CMOS_VLSI
- A Designer’ cmos vlsi design 2ND Edition
vlsi-fft-finiteword
- 超大规模集成电路中FFT处理器设计中的有限字长影响分析，并比较了基2DIT和DIF算法的性能特点；-VLSI FFT processor design of finite word length effects, and compare the base 2DIT and DIF algorithm performance characteristics
DES3DES_VLSI
- 优秀硕士论文：DES3DES算法的VLSI设计.pdf-Outstanding Master' s Thesis: DES3DES VLSI design algorithms. Pdf
etd-0907106-180333
- VLSI DESIGN FOR WAVELET BASED SPEECH ENHANCEMENT SYSTEM
Digital_VLSI_Design
- 数字式与 Verilog_A 课本的VLSI设计从硅谷技术学院-Digital VLSI Design with Verilog_A Textbook from Silicon Valley Technical Institute 1402084455.rar
vlsi_MP3
- VLSI Design Laboratory A simple MP3 player design using VHDL
VLSI-Digital-Signal-Process
- 这是一本介绍超大规模集成电路设计的书籍，相信会有帮助-This is an introductory VLSI design books, I believe will be helpful
Design-Space-Exploration-of-Hard-Decision-Viterbi
- Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation
retiming
- 这篇文章讲述了register retiming技术.这项技术是设计VLSI必须要掌握的技能，另外在基于FPGA设计中，register retiming可以使系统频率上升，提高吞吐量。-This paper describe a register retiming mode for VLSI and FPGA-based design. This mode adopted for design can enhance system throughput and increase system
vlsi
- 参照8051系列MCU中断系统的相应控制应答功能，设计一个具有8个中断源的中断响应控制应答系统-Reference to the 8051 MCU interrupt system, the corresponding control response function, and design an eight interrupt sources interrupt response control response system
synthesizable-circuit-design
- 天津大学VLSI系统设计讲义的一部分，作者魏继增，使用Verilog语言-Part of VLSI system design course handout of Tianjin University, by Wei Jizeng, in Verilog language
Digital-VLSI-Systems-Design.pdf
- A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog.
VLSI-Project-Median-filer
- FPGA和ASIC实现的图像中值滤波模块，各模块的仿真结果以及MATLAB,Modelsim联合仿真。这是中科大超大规模集成电路设计优化的final project。附有最终版的report和presention。-FPGA and ASIC implementation of image filtering modules, each module of the simulation results and MATLAB, Modelsim co-simulation. This is the
Verilog数字VLSI设计教程（源码）
- Verilog 数字VLSI 设计教程 官方Lab(Verilog Digital VLSI Design Course Official Lab)
formal_verification
- 现在最流行的RTL设计方法之一，本书为全球流行的设计入门书籍(One of the most popular RTL design methods nowadays, this book is an introductory book for popular design all over the world.)