完整的DDR控制器设计，包含代码、仿真环境、FPGA综合网表等-full DDR controller ip,include rtl code,simulation environment and testbench, fpga synthesis netlist,etc.

fpga i/o 速率测试代码，含有testbench(FPGA i/o rate test code, containing testbench)