搜索资源列表
-
1下载：
这是用verilog写的配合DE2 FPGA开发板的10进制显示频率计的工程文件夹的压缩包，解压后可直接下载到DE2板上，其中频率输入端是系统自带27M时钟D13用于测试，如果想要应用于别的开发板，可以重新分配引脚。-DE2 FPGA development board with with verilog write with decimal display frequency meter project folder compression package, after decompressi
-
-
0下载：
implementation of a four bit counter in verilog
-
-
0下载：
12-modulo counter in Verilog. Counts up and down, devides by 2, stops, resets. If <5 Y = 1 . Counter.v is behavioral, counter_b.v - gates level.-12-modulo counter in Verilog. Counts up and down, devides by 2, stops, resets. If <5 Y = 1 . Count
-
