搜索资源列表
div16d8
- 16位除以8位除法器，Verilog HDL语言-16 divided by 8 divider, Verilog HDL language
xunfachufaqi
- 从原理到实现的循环除法器的Verilog代码-Circular divider from the principle to the implementation of the Verilog code
Clock-Divider
- this verilog program, Clock Divider, can be compiled successfully by Altera and ModelSIM.