搜索资源列表
TestAsm1
- VC裡面內嵌組合語言 能將組合語言的優點寫在C語言裡面-Inline combinational language in VC. Can build the merit of combinational language in C .
LogicGate
- 1. 用面向对象思想描述组合电路； 2. 对给出的输入，计算输出。要求编程实现（C＋＋语言），打印运行结果。 -1. Using object-oriented descr iption of combinational circuit; 2. For a given input, output calculation. Demand programming (C + + language), Print operating results.
ddd
- 组合逻辑的分析及应用，译码器，编码器的理解，应用-Combinational logic analysis and application, decoder, encoder, comprehension, application,
C_denis
- combinational door lock
tebench_seq
- this sequence circuit testbench, in logic , aginst combinational . Verilog HDL .v-this is sequence circuit testbench, in logic , aginst combinational . Verilog HDL .v
C_door
- combinational door key and lock
Combinational-logic-circuit
- fpga verilog 组合逻辑电路代码仿真及说明-fpga verilog combinational logic circuit simulation code and descr iption
nexys4-ddr_sw_demo
- The Nexys4 DDR board is a complete, ready-to-use digital circuit development platform based on the latest Artix-7™ Field Programmable Gate Array (FPGA) Xilinx® . With its large, high-capacity FPGA (Xilinx part number XC7A100T-1CSG324C)