搜索资源列表
-
0下载：
verilog 教程，介绍了用verilog语言写硬件电路的描述语言。内容详细丰富！！是一不不错的教程-Verilog Directory introduces the Verilog language to write hardware descr iption language circuit. Detailed rich! ! It is not a good guide!
-
-
0下载：
the verilog hardware descr iption language
-
-
0下载：
Verilog HDL 硬件语言 生动地描述了Verilog HDL从入门到精通的经典书籍！-Verilog HDL hardware descr iption language Verilog HDL vividly from entry to the master' s classic books!
-
-
0下载：
本章的目的是想通过对数字信号处理、计算（Computing）、算法和数据结构、编程语言和
程序、体系结构和硬线逻辑等基本概念的介绍，了解算法与硬线逻辑之间的关系从而引入
利用Verilog HDL 硬件描述语言设计复杂的数字逻辑系统的概念和方法。向读者展示一种
九十年代才真正开始在美国等先进的工业国家逐步推广的数字逻辑系统的设计方法-Purpose of this chapter is to through digital signal processing, computing (
-
-
0下载：
IEEE 2001 verilog 标准 ,详细讲述了 业内 公认的 VERILOG 标准 ,-The Verilog¤ Hardware Descr iption Language (Verilog HDL) became an IEEE standard in 1995 as IEEE
Std 1364-1995. It was designed to be simple, intuitive, and effective at multiple levels of abstractio
-
-
0下载：
基于FPGA的方向滤波指纹图像增强算法实现，本文利用FPGA具有丰富寄存器资源、可满足高速系统设计等特点，设计了一种基于FPGA纯硬件方式实现方向滤波的指纹图像增强算法。设计采用寄存器传输级（RTL）硬件描述语言（Verilog HDL），利用时分复用和流水线处理等技术，完成了方向滤波指纹图像增强算法在FPGA上的实现。-Directional filtering fingerprint image enhancement algorithm based on FPGA using the FP
-
-
0下载：
二维图形加速器设计与实现。采用Verilog HDL语言对各功能模块进行了设计,包括画线、画圆、画椭圆、多边形填充以及区域复制等,总结了一套将算法使用硬件描述语言实现的一般流程.这是本人花了50大洋买的，吐血奉献-Design and implementation of a two-dimensional graphics accelerator. Using Verilog HDL language of each functional module design, draw lines, d
-
-
0下载：
掌握硬连线控制器的设计方法。掌握硬连线控制器的Verilog HDL描述方法。了解QUARTUS II硬件描述语言和原理图混合输入设计的过程。
-Master the design method of hard wired controller. Grasp the hard wired controller Verilog HDL descr iption method. To understand the process of QUARTUS II hardware descr ipti
-
-
0下载：
The Verilog Hardware Descr iption Language
-
-
0下载：
The information contained in this draft manual represents the definition of the Verilog-A hardware descr iption
language as proposed by OVI (Analog TSC) as of January, 1996. Open Verilog International makes no warranties
whatsoever with respect t
-
-
0下载：
The Verilog
¤
Hardware Descr iption Language (HDL) is defined in this standard. Verilog
HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because
it is both machine readable and human readable, it
-
-
0下载：
The information contained in this draft manual represents the definition of the Verilog hardware descr iption language as it existed at the time Cadence Design Systems, Inc. transferred the language and its documentation to Open Verilog International
-
-
0下载：
HDL (hardware descr iption language) and FPGA (field-programmable gate array) devices
allow designers to quickly develop and simulate a sophisticated digital circuit, realize it
on a prototyping device, and verify operation of the physical impl
-
-
0下载：
Verilog/SystemVerilog for Design and Synthesis is a comprehensive workshop covering the complete Verilog Hardware Descr iption Language and the synthesizable portions of SystemVerilog, including user-defined types, enumerated types, structures, and s
-
