搜索资源列表
3104007
- 计算机组成原理的实验报告,包括 实验四 基本模型机设计与实现,实验一 运算器实验 （一） 算术逻辑运算器 实验一 运算器实验 （二） 进位控制实验 实验一 运算器实验 （三） 移位运算器实验 实验二 半导体存储器原理实验实验三 微程序控制器实验 包括自己的心得体会总结. -computer composition principle of the report, including the four basic model of experimental a
SPCE061Agongjiaobaozhanxitong
- SPCE061A是凌阳科技的一款16位微控制器，内嵌32K的闪存（FLASH）。SPCE061A为语音产品而集成了ADC，DAC，AGC等，较高的处理速度使u’nSP能够非常容易快速地处理复杂的数字信号，司机数字语音应用领域的一种最经济选择。 SPCE061A精简开发版-------61板配有在线调试功能；结合集成开发环境不需外界任何仿真，调试器即可以完成在线编程，仿真，调试，功能。 本方案直接使用SPCE061A精简开发板，利用SPCE061A的语音处理功能，以及强大的处理能力，很容易
P4_PPC_SDRAM_Reference_Design
- SDRAM 参考设计:主要包括The following figure shows a high-level block diagram for this reference design followed by a brief descr iption of each sub-section. The design consists of: · PowerPC processor · PLB-OPB bridge · BlockRAM Memory Controller ·
S3C44B0X中文技术文档
- 介 绍 三星的S3C44B0X 16/32位RISC处理器被设计来为手持设备等提供一个低成本高性能的方案。 S3C44B0X提供以下配置：2.5V ARM7TDMI 内核带有8Kcache ;可选的internal SRAM;LCD Controller(最大支持256色STN，使用LCD专用DMA)；2-ch UART with handshake(IrDA1.0, 16-byte FIFO) / 1-ch SIO； 2-ch gener
19_15069
- SiS530 Host, PCI, 3D Graphics & Memory Controller Datasheet
RA8835A
- RAiO RA8835A Dot Matrix LCD Controller Specification Version 1.0 February 7, 2007 RAiO Technology 现在很多液晶屏控制芯片都采用RAIO的，这个PDF可以做为编写液晶屏的参考文件-The RA8835A is a controller IC that can display text and graphics on LCD panel. It can display l
Programming-Sharp-Memory-LCDs
- Sharp LCD控制器的初始化步骤，对夏普LCD开发有参考意义-Sharp LCD controller initialization step, a reference to the significance of Sharp LCD development
TMS320DM646x--DDR2-Controller-
- TMS320DM646x DDR2 Memory DDR2控制器指导说明-TMS320DM646x DMSoC DDR2 Memory Controller User s Guide (Rev. C)(sprueq4c).rar
BJ8P508/153 8-BIT MICRO-CONTROLLER
- BJ8P508/153 is an 8-bit microprocessor with low-power and high-speed CMOS technology. It is equipped with a 1024*13-bits Electrical One Time Programmable Read Only Memory (OTP-ROM) with it. It provides a PROTECTION bit to prevent intrusion of user’s
Design-and-implementation-of-High-Speed-Pipelined
- Design and implementation of High Speed Pipelined DDR SDRAM memory Controller
ug_ddr_ddr2_sdram_hp
- ALTERA DDR2高性能控制器使用文档，包括存储控制器、用户接口、用户测试模块，各控制信号的说明。-ALTERA DDR2 high performance controller using a document, including the memory controller, user interface, user testing module, the control signal descr iption.
DDR2-controller
- My package named design DDR2 Synchronous Data Random Access Memory by verilog.The memory controller is a digital circuit which manages the flow of data going to and from the computer s main memory. It can be a separate chip or integrated into another
DDR3-SDRAM-controller
- My package named design DDR3 Synchronous Data Random Access Memory by verilog.The memory controller is a digital circuit which manages the flow of data going to and from the computer s main memory.
mem_ctrl_latest.tar
- This is a universal Memory Controller core. It supports a variety of memory devices, flexible timing and predefined system startup a Flash or ROM memory.-This is a universal Memory Controller core. It supports a variety of memory devices, flexibl
PIC_HID.hex
- this file is usb flash HID for detecting the type of usb memory controller.
DDR3-User-Guide
- 在DDR3内存控制器一起使用JESD79-3C符合标准SDRAM器件接口。内存类型，如DDR1 SDRAM，DDR2 SDRAM，SDR SDRAM，SBSRAM和异步不支持的回忆。在DDR3内存控制器，SDRAM，可用于程序和数据存储。梯形失真校正设备有一个实例。-Use JESD79-3C standard SDRAM DDR3 memory controller interface devices together. Memory types, such as DDR1 SDRAM, DD
STM32F10xxx_FSMC_TFT_LCD
- Interactive interfaces are more and more integrated into many applications such as medical devices, process control, mobile phones and other hand-held devices. These interfaces are based mainly on graphic HMIs (human machine interface) using colo
tms320c6678
- tms320c6678 主要介绍了c66x的芯片功能，端口、控制器，封装，存储空间分布等-TI’s KeyStone Multicore Architecture provides a high-performance structure for integrating RISC and DSP cores with application-specific coprocessors and I/O. KeyStone is the first of its kind that provid
ALI_M1621(71)
- M1671 - P4 Super North Bridge – CPU, AGP, PCI and Memory Controller The M1671 is a high-performance, high-value North Bridge that supports all Pentium 4 processors. With internal 128-bit architecture optimized for CPU bus, DDR and AGP4X
MEM
- hereby i have attached memory controller vip by using system verilog hope this will be helpfule for u