当前位置：
首页 资源下载
搜索资源 - 8051 interface VHDL
搜索资源列表
-
0下载：
CPLD与8051的总线接口的VHDL设计源码,包括原理图,VHDL语言的源程序,仿真波形,设计的详细说明-CPLD and 8051 bus interface VHDL design source code, including drawings, VHDL source, waveform simulation, design details
-
-
0下载：
Xilinx EDK中SOC使用外部存储器接口（EMC）的方法，并用ISP1581举例说明了如何与时分复用总线（8051单片机总线）设备进行连接，有Verilog源代码。,Xilinx EDK in SOC using external memory interface (EMC) methods, and examples of how ISP1581 with the TDM bus (8051 bus) devices to connect, there Verilog source co
-
-
0下载：
CPLD与8051的总线接口VHDL源码-CPLD with 8051 bus interface VHDL source
-
-
0下载：
用VHDL写的一个SPI接口程，调试通过，曾多次用项目中，感非常好用，与大家分享。-Use VHDL to write an SPI interface process, debugging is passed, with the project on several occasions, the flu is very useful to share with you.
-
-
0下载：
This file provides an 8051 external data memory bus interface
for CoolRunner CPLDs. This file contains the state machine to
interface on the 8051 bus as well as the address registers, the address
decode logic, and example control registers,
-
-
0下载：
VHDL源码 8051+IP内核 在xilinx环境仿真运行 不带接口的逻辑部分代码-VHDL source code 8051+ IP cores in the xilinx environment simulation to run without a logical part of the code interface
-
-
1下载：
This contains the main-level VHDL files required for an example complete, ready-to-use,
FPGA/ASIC 8051 microcontroller. The corresponding main schematic can be found in the
Schematics folder, and a technical descr iption of the e8051 core inter
-
-
0下载：
In embedded systems, the processor that we choose for our design may not come with built-in peripherals. Therefore, designers will have to implement these devices in hardware keeping in mind that they will need to interface to the processor. In this
-
-
0下载：
EZUSB FX2 的 SLAVE FIFO例程，包含8051的Firmware以及FPGA的FIFO控制代码
-EZUSB FX2 SLAVE FIFO sample program, including the 8051 firmware, and 8-bit VHDL slave FIFO interface code for FPGA
-
