当前位置：
首页 资源下载
搜索资源 - PLL loop bandwidth
搜索资源列表
-
0下载：
仿真锁相环系统，可以仿真锁定时间。不同的环路带宽对系统的非理想特性！-PLL simulation system that can lock simulation time. Different loop bandwidth of the system of non-ideal characteristics!
-
-
0下载：
数字锁相环(DPLL)技术在数字通信、无线电电子学等众多领域得到了极为广泛的应用。与传统的模拟电路实现的PLL相比，DPLL具有精度高、不受温度和电压影响、环路带宽和中心频率编程可调、易于构建高阶锁相环等优点。-Digital phase-locked loop (DPLL) technology in digital communications, radio electronics, and many other fields has been extremely wide range of
-
-
0下载：
一篇介绍的比较详细的关于锁相环噪声与环路带宽的文档-Noise on the PLL loop bandwidth of the document
-
-
0下载：
pll phasenregler
The ltering operation of the error voltage (coming out from the Phase Detec-
tor) is performed by the loop lter. The output of PD consists of a dc component
superimposed with an ac component. The ac part is undesired as an in
-
-
0下载：
The ltering operation of the error voltage (coming out from the Phase Detec-
tor) is performed by the loop lter. The output of PD consists of a dc component
superimposed with an ac component. The ac part is undesired as an input to the
VCO, h
-
-
0下载：
The ltering operation of the error voltage (coming out from the Phase Detec-
tor) is performed by the loop lter. The output of PD consists of a dc component
superimposed with an ac component. The ac part is undesired as an input to the
VCO, h
-
-
0下载：
The ltering operation of the error voltage (coming out from the Phase Detec-
tor) is performed by the loop lter. The output of PD consists of a dc component
superimposed with an ac component. The ac part is undesired as an input to the
VCO, h
-
-
0下载：
The ltering operation of the error voltage (coming out from the Phase Detec-
tor) is performed by the loop lter. The output of PD consists of a dc component
superimposed with an ac component. The ac part is undesired as an input to the
VCO, h
-
