搜索资源列表
vhdl实现rs232串口通信源码
- QUARTUS2下vhdl实现串口通信的源码，整个工程分四个模块：顶层，波特率产生模块，发送模块，接受模块。
rs232串口通信协议
- rs232串口通信协议，verilog实现，通过FPGA完全调通。,rs232 serial communication protocol, verilog achieved entirely through the FPGA transfer pass.
vhdlrs232_RS422.rar
- vhdl写的rs232和RS485通信代码,很基础的一个工具,vhdl written rs232 and RS485 communication code, it is a tool based on
rs232
- 完整的rs232 Verilog源代码，支持波特率可调，支持调试命令，配合串口调试工具，可作为FPGA开发中的调试平台。-Full rs232 Verilog source code, support for baud rate is adjustable to support debugging command, with the serial debugging tools can be used as the debugging FPGA development platform.
rs232
- fpga的串口读写程序，经硬件测试成功，波特率9600.可以改变分频值适应不同的时钟和波特率-fpga serial read and write procedures, by the hardware to test the success of 9600 baud rate. frequency value can be changed to adapt to a different clock and baud rate
rs232_vhdl
- rs232 uart的vhdl实现，包括时钟分频（波特率产生），接收，发送-Implement of rs232 uart in vhdl
uart_EP3C16_FIFO
- Verilog编写的串口rs232收发字符串程序,使用FIFO作为数据缓冲区,有效收发字符串长度为256字节,解决了利用串口调试工具与FPGA通讯只能收发单字节的问题.-Programs for uart/rs232, it can receive and transmit strings.
rs232.vhdl
- rs232 Communication function in vhdl for Spartan 3E
rs232
- rs232 interface for xilinx spartan 3e
rs232_pro
- rs232 verilog coding 全参数化设计 可以自己设定波特率 时钟频率等 完全FPGA实现调通-rs232 verilog coding the entire parametric design can set the baud rate clock frequency of FPGA to achieve complete transfer pass
top
- rs232串行通信，采用vhdl编程，由波特率发生器，接收器和发送器构成-rs232 serial communication using vhdl programming, by the baud rate generator, receiver and transmitter constitute
rs232
- 关于rs232的vhdl程序，具体是什么还不是太清楚，不过程序还是可以借鉴-rs232 on the vhdl program, specifically what is not too clear, but the procedure can still learn from
rs232
- 详细的rs232接口设计思路，通讯规则，及详细代码-rs232
rs232
- a good example of rs232 communication based on hdl language
rs232
- rs232的FPGA通讯程序，用的是vhdl语言写的，非常好用-rs232 communication program of the FPGA, using the vhdl language, very easy to use
rs232
- 这是cpld，EPM240数据通信rs232程序，希望与大家分享-This is cpld, EPM240 data communication rs232 procedure, hoping to share with you
rs232(1)
- 基于FPGA的串行通信接口设计，用硬件描述语言vhdl实现-FPGA-based serial communication interface design, using hardware descr iption language vhdl implementation
rs232
- uart rs232 receiver and transmiter
rs232
- rs232 串口通信 的 vhdl描述，初学FPGA的朋友可以-rs232 serial communication vhdl descr iption, FPGA beginner friends can see
rs232
- rs232串口驱动，使用alter公司的ep3c芯片-rs232