当前位置：
首页 资源下载
搜索资源 - UART VERILOG TESTBENCH
搜索资源列表
-
2下载：
内含有完整的UART代码，包括发送和接受，且有testbench，可以直接仿真调试-Contain complete UART code, including send and receive and there testbench, can directly Simulation debugging
-
-
0下载：
UART Transmitter. VHDL code and its testbench.
-
-
0下载：
文档详尽、已验证的UART工程，含有testbench文件。采用VHDL、Verilog语言编写。-Detailed documentation, has proven UART works with testbench file. Using VHDL, Verilog language.
-
-
1下载：
UART发送verilog源码，波特率115200，以及testbench源码-Send verilog source UART baud rate 115200, and testbench source
-
-
0下载：
这是一个uart串口实现16550的实现，代码已测试过了。-This is a 16550 uart serial port, the code has been tested before.
-
-
0下载：
uart veilog源码 含有testbench-uart verilog
-
-
0下载：
verilog实现UART收发源码
内有testbench-the UART transceiver Source for verilog implementation
With testbench
-
-
1下载：
verilog实现串口通讯，包括verilog代码和testbench代码-verilog serial communication, including the verilog code and testbench Code
-
-
0下载：
UART通讯接口verilog代码实现，uart_tx子模块和uart_rx子模块，包含详细testbench-UART interface verilog code, uart_tx、uart_rx， testbench
-
-
0下载：
用Verilog实现FPGA的uart的串行通信功能，并附有testbench(The serial communication function of FPGA of UART is realized with Verilog, and Testbench is attached)
-
-
1下载：
Verilog实现的RS232发送和接收程序，有完成的verilog代码，testbench等。(UART send and receive verilog code, including verilog source code, testbench etc.)
-
-
1下载：
用Verilog编写的uart通用异步收发器带testbench
-
