搜索资源列表
A Verilog HDL Test Bench Primer
- Lattice公司的A Verilog HDL Test Bench Primer应用手册-Lattice A Verilog HDL Test Bench Primer Handbook
VerilogHDL
- 入门级经典《Verilog HDL Synthesis A Practical Primer》中英文版,绝对的好书!!! -classical book Verilog HDL Synthesis A Practical Primer
Verilog-HDL-Synthesis
- 学习如何使用Verilog HDL综合,进行时序分析-Verilog HDL Synthesis A Practical Primer
A-Verilog-HDL-Primer
- 老外写的经典verilog书籍二 the A Verilog HDL Primer -Classic books written by foreigners verilog two the A Verilog HDL Primer
huawei-Verilog
- 华为内部资料,Verilog HDL语言的初级教程-Huawei internal information, Verilog HDL language primer
A-Verilog-HDL-Test-Bench-Primer
- verilog testbench 编写入门,轻松教会编写测试代码-shell interpreter tutorial information, content, round and rich, from the basics
A-Verilog-HDL-Test-Bench-Primer
- 学习资料:详细说明了如何用Verilog语言编写Testbench文件-Learning materials: detailed descr iption of how to use Verilog language Testbench file
Verilog-HDL-Synthesis-=
- Verilog HDL Synthesis A Practical Primer-failed to translate
Verilog_05
- Verilog HDL synthesis 综合实用教程-Verilog HDL synthesis a practical primer