当前位置：
首页 资源下载
搜索资源 - Verilog transmitter
搜索资源列表
-
0下载：
通用异步接收器/发送器(UART)是能够编程以控制计算机到附加串行设备的接口的微芯片。详细来说,它提供给计算机RS-...还有高级的UART提供了一定数量的数据缓冲,这样计算机和串行设备数据流就可以保持同样的速度。-universal asynchronous receiver / transmitter (UART) can be programmed to control computer attached to the serial device interface microchips.
-
-
2下载：
644 MHz SDR LVDS 发射器/接收器(verilog and doc),644-MHz SDR LVDS Transmitter/Receiver
-
-
1下载：
基于FPGA的我直接扩频序列发射机的quarters代码，-direct sequence transmitter
-
-
0下载：
The use of hardware descr iption languages (HDLs) is becoming
increasingly common for designing and verifying FPGA designs.
Behavior level descr iption not only increases design productivity, but also
provides unique advantages for design verif
-
-
0下载：
比特序列传送模块
把输入的八位比特数据 做循环后每个比特输出 详细请看英文描述-• To create Verilog-HDL modules written in the RTL style appropriate for both simulation and synthesis, for the various component parts of an Asynchronous Serial Data Transmitter.
• To verify th
-
-
0下载：
RTL 异步数据传送模块
用verilog HDL 语言描述
输入为八比特数据，执行操作后异步每比特输出。-• To create Verilog-HDL module written in the RTL style appropriate for both simulation and synthesis, for an Asynchronous Serial Data Transmitter.
• To verify the correct behavi
-
-
0下载：
UART Transmitter. VHDL code and its testbench.
-
-
0下载：
UART Transmitter Verilog Code
-
-
0下载：
the uart transmitter and receiver are used to design the data transmission for 8bit sipo and piso in verilog
-
-
0下载：
Tcode is in VERILOG HDL (Hardware descr iption language)
code is of UART (universal asynchronous receiver&transmitter) receiver . its objective is to accept serial data from port of computer and allow it to come in a FPGA-Tcode is in VERILOG HDL
-
-
0下载：
OFDM通信系统发送端完整verilog代码-OFDM communication system transmitter complete verilog code
-
-
0下载：
The SC16C752B is a dual Universal Asynchronous Receiver/Transmitter (UART) with
64-byte FIFOs, automatic hardware/software flow control, and data rates up to 5 Mbit/s
(3.3 V and 5 V). The SC16C752B offers enhanced features. It has a Transmission
-
-
0下载：
usb verilog code for transmitter
-
-
0下载：
这是一本介绍verilog语言的书籍，verilog语言应用于FPGA，可实现诸多实时处理模块，例如实时OFDM发射机和接收机的制作-verilog for FPGA，real time OFDM Transmitter and receiver
-
-
1下载：
Verilog source code by James Patchell:
- Delta Sigma Modulator for doing Digital->Analog Conversion
- Aquad-bquad phase detector
- Uart Reciever
- Uart Transmitter
- One shot
-
-
1下载：
UART（Universal Asynchronous Receiver Transmitter，通用异步收发器）是广泛使用的异步串行数据通信协议。下面首先介绍UART硬件接口及电平转换电路，分析UART的传输时序并利用Verilog HDL语言进行建模与仿真，最后通过开发板与PC相连进行RS-232通信来测试UART收发器的正确性。-UART (Universal Asynchronous Receiver Transmitter, Universal Asynchronous Receive
-
-
0下载：
UART transmitter using Verilog
-
-
0下载：
Verilog Code for Transmitter USART
-
-
0下载：
此程序为基于OFDM的802.11a的发送端的VERILOG程序，包含所有模块。-This program is VERILOG program sender 802.11a OFDM-based, including all modules.
-
-
0下载：
基于FPGA的Verilog语言编写的数字FM发射机(Digital FM Transmitter Based on FPGA Verilog Language)
-
