搜索资源列表
clk-div
- VHDL code for a clock divider by 27 circuit with a resulting waveform with 50％ duty cycle..
clk_div
- 分频计数器verilog源代码,包括实验说明文档,清晰易懂.-this code can easily be understood and teaches you how to divide the clock.
Proyekton
- alarm clock div clk full adder and half adder
clk-usb
- DIV ROUND CLOSEST for Linux v2.13.6.
DIV
- 最新修改 veilog 除法器，32位除16位，输出数据锁存-//divider dividend divisor* quotient+ remainder //dividend 32 bit //divisor 16 bit //quotient 32 bit //remainder 32 bit //need 32 clk to finish the calculation //start 1 start the calculation //s