当前位置：
首页 资源下载
搜索资源 - interleaver verilog
搜索资源列表
-
0下载：
verilog HDL语言实现dvb_t中的比特交织器源代码描述-verilog HDL language dvb_t the bit interleaver source code Descr iption
-
-
0下载：
This is a convolutional interleaver code written in verilog, the ram is sram with ram_ncs, ram_nwe, ram_noe characters.
-
-
2下载：
交织编码器的verilog代码实现，此外有testbench和波形。-the verilog code for the interleave encoder, with the testbench code and waveform screen print.
-
-
0下载：
It is verilog based implementation of interleaver and counter for 0,15,3,7,8,4,2,14
-
-
0下载：
交织程序，用verilog编写，主要用于通信当中，希望对大家有帮助-Interwoven program, written in verilog, mainly used for communication among everyone
-
-
0下载：
完成通信系统中数据交织器的设计的设计，要求用Verilog HDL编程，包括源程序，仿真波形和实验结果及分析结论等。
-Completed the design of the communication system data interleaver design requirements using Verilog HDL programming, including source code, simulation waveforms and experimental results an
-
-
0下载：
完成通信系统中数据交织器的设计的设计，要求用Verilog HDL编程，在DE2平台上实现，在示波器上显示观察。-Complete data communication system Interleaver Design for the design, requirements using Verilog HDL programming, implemented on the DE2 platform, observed on the oscilloscope display.
-
-
0下载：
移动通信中信道编码交织器的 Verilog hdl 实现-Verilog hdl mobile communication channel coding interleaver implementations
-
-
0下载：
This the code for the interleaver and the deinterleaver in the verilog code.-This is the code for the interleaver and the deinterleaver in the verilog code.
-
