搜索资源列表
Code_for_medianFilter33.rar
- 3x3中值滤波器的FPGA实现(verilog),3x3 median filter FPGA implementation (verilog)
medianfilter
- 图像滤波中的中值滤波，有效滤除椒盐噪声，使用verilog语言编写-Image filtering in the median filter, effectively filter out salt and pepper noise, using verilog language
median
- 用verilog编辑的中值滤波器！语言旁表有注释方便理解！-Using verilog editor median filter! Language beside the table annotated to facilitate understanding!
median_filterCode
- 采用快速中指滤波算法实现图像的中值滤波，使用VHDL语言ISE环境-Image median Filter
Appendix11
- median Filter in verilog
MovingAverageFilter
- This zip file contains the moving average filter code written in verilog HDL
median
- 中值滤波的实现，该代码使用的是verilog 语言 module median(clk,reset,load,din,mult,dout,over,a3,b3,c3,a2,b2,c2,a1,b1,c1)-median filter implementation, the code using verilog language module median (clk, reset, load, din, mult, dout, over, a3, b3, c3, a2, b2, c2, a1,
3-3-median-filter
- verilog编写的适用于fpga的3x3模板中值滤波-verilog fpga prepared for the 3x3 median filter template
jf
- verilog编写的alu模块4bit ALU（运算逻辑单元）的设计 给出了此次设计alu的输入输出结构及相应的位数。其中C0是一位的进位输入，A和B分别是4位的数据输入，S0、S1、M分别为一位的功能选择输入信号；Cout是一位的进位输出，F是4为的运算结果输出-verilog modules prepared by the ALU4bit ALU (arithmetic logic unit) design is given in the design of alu input and ou
Midian_fpga
- 图像处理中用到的中值滤波，FPGA实现。verilog语言。-Used in image processing median filter, FPGA implementation. verilog language.
median
- A median filter in verilog
median_filter
- 这个verilog程序实现了图像中值滤波，处理实时性很强，有兴趣的可以参考(This verilog program implements the median filter in the image, the processing is very real, and the interest can be referred to)