当前位置：
首页 资源下载
搜索资源 - parallel multiplier verilog
搜索资源列表
-
0下载：
基于verilog的fir滤波器设计，用的并行结构。在前面基础上加入四级流水（加法器，并行乘法器，乘法结果相加两级），通过验证。-Verilog-based design of fir filter using the parallel architecture. In front of the basis of adding four water (adder, parallel multiplier, multiply the result of the sum of two), throu
-
-
1下载：
介绍了一种64位子字并行乘法器的设计。根据不同的操作模式可以完成普通模式操作即64bit*64bit乘法操作，又可完成子字并行操作模式，即4个16bit*16bit乘法操作。-Introduced a 64-seat word parallel multiplier design. Depending on the operating mode Normal mode operation can be done that 64bit* 64bit multiplication operation
-
-
0下载：
RobustVerilog generic FIR filter
In order to create the Verilog design use the run.sh scr ipt in the run directory (notice that the run scr ipts calls the robust binary (RobustVerilog parser)).
The filter can be built according to 3 differe
-
-
0下载：
We present elliptic curve cryptography (ECC) coprocessor,
which is dual-field processor with projective
coordinator. We have implemented architecture for scalar
multiplication, which is key operation in elliptic curve
cryptography. Our coproc
-
-
0下载：
简单16位并行乘法器的Verilog程序-16 parallel multiplier Verilog program
-
-
0下载：
Serial parallel multiplier verilog design source code
-
-
0下载：
用verilog代码来实现并行序列乘法器，采用乘法器结构，读者可以自行编译，-Use verilog code to implement a parallel sequence multiplier, using the multiplier structure, readers can compile their own,
-
