搜索资源列表
4_in_1
- 骏龙提供的最新quartus8.0的license，包括Quartus II 8.0，NIOS II 8.0（在Quartus II的license里面），DSP Builde 8.0，ModelSim-Altera 6.1g (Quartus II 8.0)，新Quartus II的license支持远程桌面访问的功能。
DW8051.rar
- 一个兼容keil的8051内核，在Quartus II 8.0 上编译通过的。希望对大家有帮助！！,Keil a 8051-compatible core, the Quartus II 8.0, adopted by the compiler. We want to help! !
Quartus-II-250-8.0M
- Quartus II官方教程 一共250页，中文教程 ，放在这里让大家方便，这个教程还真的不错的。-Quartus II tutorial a total of 250 official Chinese tutorial on here so that we facilitate, this tutorial really good.
NIOS_TFT
- 用Quartus II 8.0（32bit），NIOS编译环境下，用TFT做的一个数码相框，附加原理图和veri-log程序代码-Using Quartus II 8.0 (32bit), NIOS compiler environment, TFT do with a digital photo frame, attached schematic and program code veri-log
Crack_QII81_FULL_License
- quartus 8.1 ipcore lic,包含ddr、ddr2、fir、nco-quartus 8.1 ipcore lic, with ddr, ddr2, fir, nco
PS_2
- 此模块用于"PS/2接口的鼠标或键盘"与"具有外部读写的8位并口单片机"双向通信模块. Verilog HDL语言编写,在Quartus II 8.1 (32-Bit)软件中编译,并下载至EPM7128SLC84-10芯片中通过. 文件中有详细的注解. 此模块具有对于PS/2时钟和数据线的滤波功能,这样减少外部干扰，保证通信的可靠性！ -This module for the "PS/2 mouse or keyboard interface" and "read
16bit_display8bitLED
- Abstract七段显示器在DE2可当成Verilog的console，做为16进位的输出结果。Introduction使用环境：Quartus II 7.2 SP1 + DE2(Cyclone II EP2C35F627C6)简单的使用switch当成2进位输入，并用8位数的七段显示器显示16进位的结果。-Abstract Seven-Segment Display as Verilog to DE2 at the console, as 16 of the output binary. In
The-Duck
- Crack for Quartus II 8.0
quartusII8.0_crack
- quartusII8.0软件的使用许可，需要学习的朋友可以拿来使用，不要外传，-quartusII8.0 software use license, you must learn from a friend can put to use, not rumor, thank you
Cymometer
- Verilog 编写的频率计，使用8位LED作为显示，Quartus II 6.0的工程文件。保证好用，EPM240T的芯片。使用了66 的资源。-Written in Verilog frequency counter, using 8-bit LED as the display, Quartus II 6.0 of the project file. To ensure easy to use, EPM240T chips. 66 of the resources used.
tutorial
- quartus ii 6.0版本tutorial文件，在不同的版本中会出现不同的说明介绍，包括6.0/ 7.2/ 8.0。-tutorial for quartus ii 6.0 that illustrate a quiker way to get access of basic feature of the design software
2010_07_01_VHDL
- 基于VHLD和Quartus II 8.0 的抢答器和交通灯程序。 -Based VHLD and Quartus II 8.0 of the Responder and the traffic light program.
verilog-vga
- Verilgo编写的VGA显示接口示例程序, 在显示器上显示矩形彩条, 包含Quartus II 8.1工程文件及VGA的相当资料(PDF及WORD文档)-Verilgo prepared VGA display interface sample program, the color of the rectangle on the display, including the Quartus II 8.1 project file and VGA considerable data (PDF a
S1_12864lcd
- FPGA实用程序，测试lcd12864，开发环境为Quartus II 8.0 (32-Bit)，已经测试ok，供大家参考学习-FPGA utility, test lcd12864, development environment for the Quartus II 8.0 (32-Bit), has been tested ok, for your reference learning
S8_SETPMOTO
- FPGA实用程序，测试步进电机，开发环境为Quartus II 8.0 (32-Bit)，已经测试ok，供大家参考学习-FPGA utility, the test motor, development environment for the Quartus II 8.0 (32-Bit), has been tested ok, for your reference learning
S5_KEY2LED
- FPGA实用程序，测试key与led，开发环境为Quartus II 8.0 (32-Bit)，已经测试ok，供大家参考学习-FPGA utility, test key and the led, the development environment for the Quartus II 8.0 (32-Bit), has been tested ok, for your reference learning
my_kmp_matching
- KMP算法的Verilog HDL实现，模式串从模块的外部输入，计算next函数，然后进行KMP匹配。有仿真。环境为Quartus II 8.0 Web Edition。-Verilog HDL implementation KMP algorithm, pattern string from the module' s external input, calculate next function, then KMP matching. A simulation. Environment
showhand
- 一个基于FPGA的人机对战梭哈游戏，包括键盘操作，屏幕显示。开发环境是quartus ii 8.0。由于工程文件过大，只含有源码，管脚绑定文件，已经综合电路-A FPGA-based man-machine battle Stud games, including keyboard, display screen. Development environment is quartus ii 8.0.
Multiplier_quartus-II8.0
- 在quartus II8.0中实现乘法器，进过仿真验证过的，没有问题。-In quartus II8.0 realization in on time-multiplier, entered the simulation validated, no problem.
8bitDDS
- 在QUARTUS II 8.0下做的基于DDS的多功能调制器，可实现ASK、FSK、BPSK调制。用SIGNALTAP仿真测试正确。-A In multi-function modulator based on DDS in QUARTUS II 8.0 , can realize the ASK, FSK, BPSK modulation. With SIGNALTAP simulation test right.