Virtex® -5 devices are configured by loading application-specific configuration data—the bitstream—into internal memory. Because Xilinx FPGA configuration memory is volatile, it must be configured each time it is powered-up. The bitstream is l

XILINX Virtex5 关于演化硬件的VHDL代码-XILINX Virtex5