用verilog hdl编写的高效PWM模块，可以通过键盘控制占空比和周期，并在数码管上得以显示-Verilog hdl write efficient PWM module can be controlled through the keyboard duty cycle and cycle and can be displayed on the digital tube