资源列表
I2C-peizhi
- 利用i2c配置adv7180 将模拟信号转成数字信号bt656-i2c configuration adv7180
jpeg_hardware.tar
- 用FPGA实现的JPEG压缩器，可以直接使用，内含完整文档说明-This project features a complete JPEG Hardware Compressor (standard Baseline DCT, JFIF header) with 2:1:1 subsampling, able to compress at a rate of up to 24 images per second at the maximum resolution 352x288 (on XC2V
VIP_scaler
- FPGA处理图像缩放的工程模块，是在Quartus II里面调用VIP中的Scaler IP核做的-FPGA processing project module, image scaling is done in the Quartus II which calls VIP Scaler IP Core
ste_svpwm
- 实用Verilog编写的SVPWM程序，产生出SVPWM波形，可用于实现同步电机或者异步电机的空间矢量控制算法。-Practical Verilog of SVPWM written procedures, resulting in the SVPWM waveform can be used to implement the space vector control algorithm of the synchronous motor or induction motor.
video_stream_scaler
- 该模块能对视频分辨实时缩放，采用最近邻域和双线性差值算法。该模块可以实时配置输入输出的分辨率、缩放因子，缩放算法类型等参数，也可在编译时采用默认配置。-The Video Stream Scaler (streamScaler) performs resizing of video streams in a low latency manner, resizing with either bilinear or nearest-neighbor modes.The core offers run
AD9957_Signal_Generate
- AD9957芯片通过FPGA配置的verilog程序,要自建工程，代码测试完全可用-AD9957 chip FPGA configuration verilog program, to be self-built project, code test is completely available
tse_datapath_reference_design
- altera FPGA实现千兆以太网数据通信的程序源代码-altera FPGA Gigabit Ethernet data communication program source code
QPSK_T
- QPSK解调器的FPGA实现，VERILOG源码-FPGA implementation of QPSK demodulator，VERILOG source
fib
- 一个基于VHDL编程的可用于FPGA实现的斐波那契数列计算器- implemented a circuit in VHDL that calculates Fibonacci numbers
FPGA控制的红外循迹小车
- FPGA控制的红外循迹小车八个传感器利用PWM进行控制转弯和前进后退可以自启动
fpga_nes-master
- 这是一个完整的红白机nes游戏fpga实现，经测试可用，使用ise14.1以上版本的工程文件，开发板使用的是xilinx spartan6-This is a complete NES nes games fpga implementation, the test is available, use ise14.1 above version of the project file, the development board using xilinx spartan6
Altera_QuartusII_13.0_Windows_Crack
- quartus 13.0 的破解文件 最新版本的破解文件-quartus 13.0 crack file latest version of the crack file