- CaesarCipher This code for Caesar Cipher Algorithm for encrypt and decrypt alphabets. Platform: CLR C++ Visual Studio 2008
- 44key 用4x4矩阵键盘输入
- DVDStyler-1.8.2.1 dvd styler 属于dvd authoring 的开源软件
- DDS 基于simulink的直接频率合成器的实现
- RGB 单片机PWM控制uln2803驱动彩带台灯上位机 通过串口控制发送颜色代码给下位机 使之亮对应颜色 用VB编写
- kakearney-boundedline-pkg-2112a2b Reference smc for karversky controller
文件名称:LIP6431CORE_NTSC_Video_Decoder
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:1.47mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
NTSC Video Decoder Verilog Source code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
c_cpp/genmult.c
c_cpp/rc5_algorithm.c
component/adder/fa_1ba.v
component/adder/fa_1bc.v
component/adder/fa_1sa.v
component/adder/fa_1sc.v
component/array_8.v
component/cam.v
component/Cascade_Multiplier/A Cascade Multiplier.htm
component/Cascade_Multiplier/A Cascade Multiplier_files/cascade_mult.jpg
component/Cascade_Multiplier/A Cascade Multiplier_files/mailicon.gif
component/Cascade_Multiplier/A Cascade Multiplier_files/paperbk.gif
component/Cascade_Multiplier/fa_1ba.v
component/Cascade_Multiplier/fa_1sa.v
component/Cascade_Multiplier/full_addr.v
component/Cascade_Multiplier/mult.v
component/Cascade_Multiplier/testbench.v
component/clk_div.v
component/clk_div_45.v
component/component_list_010406.xls
component/component_list_010506.xls
component/component_list_010507.xls
component/component_list_010806.xls
component/component_list_011006.xls
component/component_list_011106.xls
component/Computer Arithmetic.htm
component/Computer Arithmetic_files/image015.gif
component/Computer Arithmetic_files/image016.gif
component/Computer Arithmetic_files/image017.gif
component/Computer Arithmetic_files/image018.gif
component/Computer Arithmetic_files/image019.gif
component/Computer Arithmetic_files/image020.gif
component/Computer Arithmetic_files/image021.gif
component/Computer Arithmetic_files/Thumbs.db
component/crc/parallel_crc.v
component/crc/serial_crc.v
component/decoder_using_assign.v
component/decoder_using_case.v
component/decoder_using_for.v
component/dff.v
component/dff_async_reset.v
component/dff_pb.v
component/dff_sync_reset.v
component/divide_by_3.v
component/dlatch_reset.v
component/encoder/pe16t4_ba.v
component/encoder/pe3t8_b.v
component/encoder/pe_pb.v
component/encoder/pri_encoder_using_assign.v
component/encoder_using_if.v
component/fifo/fifo.v
component/fifo/fifo_abstration.txt
component/fifo/sync_fifo.v
component/fifo/sync_fifo1.v
component/fifo/syn_fifo2.v
component/full_adder_gates.v
component/full_subtracter_gates.v
component/gray_counter.v
component/half_adder_gates.v
component/l01.v
component/memory/MIT_MEMORY_L08.pdf
component/memory/ram_dp_ar_aw_pb.v
component/mult88t16b.v
component/multip.v
component/multiplier.v
component/mux/mux21_switch.v
component/mux/mux2t1.v
component/mux/mux2t1_1.v
component/mux/mux2t1_1b.v
component/mux/mux2t1_1s.v
component/mux/mux2t1_8.v
component/mux/mux2t1_8b.v
component/mux/mux2t1_8s.v
component/mux/mux2t1_pb.v
component/mux/mux_2to1_gates.v
component/mux/mux_4to1_gates.v
component/mux/mux_using_assign.v
component/mux2t1.v
component/mux2t1_1.v
component/mux2t1_1b.v
component/mux2t1_1s.v
component/mux2t1_8.v
component/mux2t1_8b.v
component/mux2t1_8s.v
component/mux2t1_pb.v
component/mux_2to1_gates.v
component/mux_4to1_gates.v
component/mux_using_assign.v
component/myreg.v
component/one_hot_cnt.v
component/or2_input.v
component/parallel_crc.v
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations.htm
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/13-taec_slingshot_sky.gif
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/DI.gif
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/EDN-LEDleader_3.jpg
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/edn_adv_top.gif
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/MASTHEAD.gif
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/renesas728x90_b.gif
component/Parameterized 2's complement multiplier model/mult2.v
component/Parameterized 2's complement multiplier model/mut.v
component/parity_using_assign.v
component/parity_using_bitwise.v
component/parity_using_function.v
component/parity_using_function2.v
component/ram_dp_ar_aw.v
component/ram_dp_sr_sw.v
component/ram_sp_ar_aw.v
component/ram_sp_ar_sw.v
component/ram_sp_sr_sw.v
component/register2001.v
component/register_pb.v
component/rom_using_case.v
component/rom_using_file.v
component/serial_crc.v
component/tff_async_reset.v
component/tff_sync_reset.v
component/uart.v
component/up_counter.v
component/up_counter_load.v
component/up_down_counter.v
component/Verilog_Module_Builder.pdf
component/Verilog_Module_Builder_Questions.pdf
NTSC_Decoder_1/automake.log
NTSC_Decoder_1/ntsc2zbt.v
NTSC_Decoder_1/ntsc_decode.cmd_log
NTSC_Decoder_1/ntsc_decode.lso
NTSC_Decoder_1/ntsc_decode.prj
NTSC_Decoder_1/ntsc_decode.syr
NTSC_Decoder_1/NTSC_Decoder_1.dhp
NTSC_Decoder_1/NTSC_Decoder_1.ise
NTSC_Decoder_1/NTSC_Decoder_1.ise_ISE_Backup
NTSC_Decoder_1/ntsc_decode_summary.html
NTSC_Decoder_1/ntsc_decode_vhdl.prj
NTSC_Decoder_1/Project.dhp
NTSC_Decoder_1/vga_romdisp.v
NTSC_Decoder_1/video_decoder.v
NTSC_Decoder_1/xst/work/hdllib.ref
NTSC_Decoder_1/x
c_cpp/rc5_algorithm.c
component/adder/fa_1ba.v
component/adder/fa_1bc.v
component/adder/fa_1sa.v
component/adder/fa_1sc.v
component/array_8.v
component/cam.v
component/Cascade_Multiplier/A Cascade Multiplier.htm
component/Cascade_Multiplier/A Cascade Multiplier_files/cascade_mult.jpg
component/Cascade_Multiplier/A Cascade Multiplier_files/mailicon.gif
component/Cascade_Multiplier/A Cascade Multiplier_files/paperbk.gif
component/Cascade_Multiplier/fa_1ba.v
component/Cascade_Multiplier/fa_1sa.v
component/Cascade_Multiplier/full_addr.v
component/Cascade_Multiplier/mult.v
component/Cascade_Multiplier/testbench.v
component/clk_div.v
component/clk_div_45.v
component/component_list_010406.xls
component/component_list_010506.xls
component/component_list_010507.xls
component/component_list_010806.xls
component/component_list_011006.xls
component/component_list_011106.xls
component/Computer Arithmetic.htm
component/Computer Arithmetic_files/image015.gif
component/Computer Arithmetic_files/image016.gif
component/Computer Arithmetic_files/image017.gif
component/Computer Arithmetic_files/image018.gif
component/Computer Arithmetic_files/image019.gif
component/Computer Arithmetic_files/image020.gif
component/Computer Arithmetic_files/image021.gif
component/Computer Arithmetic_files/Thumbs.db
component/crc/parallel_crc.v
component/crc/serial_crc.v
component/decoder_using_assign.v
component/decoder_using_case.v
component/decoder_using_for.v
component/dff.v
component/dff_async_reset.v
component/dff_pb.v
component/dff_sync_reset.v
component/divide_by_3.v
component/dlatch_reset.v
component/encoder/pe16t4_ba.v
component/encoder/pe3t8_b.v
component/encoder/pe_pb.v
component/encoder/pri_encoder_using_assign.v
component/encoder_using_if.v
component/fifo/fifo.v
component/fifo/fifo_abstration.txt
component/fifo/sync_fifo.v
component/fifo/sync_fifo1.v
component/fifo/syn_fifo2.v
component/full_adder_gates.v
component/full_subtracter_gates.v
component/gray_counter.v
component/half_adder_gates.v
component/l01.v
component/memory/MIT_MEMORY_L08.pdf
component/memory/ram_dp_ar_aw_pb.v
component/mult88t16b.v
component/multip.v
component/multiplier.v
component/mux/mux21_switch.v
component/mux/mux2t1.v
component/mux/mux2t1_1.v
component/mux/mux2t1_1b.v
component/mux/mux2t1_1s.v
component/mux/mux2t1_8.v
component/mux/mux2t1_8b.v
component/mux/mux2t1_8s.v
component/mux/mux2t1_pb.v
component/mux/mux_2to1_gates.v
component/mux/mux_4to1_gates.v
component/mux/mux_using_assign.v
component/mux2t1.v
component/mux2t1_1.v
component/mux2t1_1b.v
component/mux2t1_1s.v
component/mux2t1_8.v
component/mux2t1_8b.v
component/mux2t1_8s.v
component/mux2t1_pb.v
component/mux_2to1_gates.v
component/mux_4to1_gates.v
component/mux_using_assign.v
component/myreg.v
component/one_hot_cnt.v
component/or2_input.v
component/parallel_crc.v
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations.htm
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/13-taec_slingshot_sky.gif
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/DI.gif
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/EDN-LEDleader_3.jpg
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/edn_adv_top.gif
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/MASTHEAD.gif
component/Parameterized 2's complement multiplier model/EDN Access--03_14_97 Parameterized multiplier aids early simulations_files/renesas728x90_b.gif
component/Parameterized 2's complement multiplier model/mult2.v
component/Parameterized 2's complement multiplier model/mut.v
component/parity_using_assign.v
component/parity_using_bitwise.v
component/parity_using_function.v
component/parity_using_function2.v
component/ram_dp_ar_aw.v
component/ram_dp_sr_sw.v
component/ram_sp_ar_aw.v
component/ram_sp_ar_sw.v
component/ram_sp_sr_sw.v
component/register2001.v
component/register_pb.v
component/rom_using_case.v
component/rom_using_file.v
component/serial_crc.v
component/tff_async_reset.v
component/tff_sync_reset.v
component/uart.v
component/up_counter.v
component/up_counter_load.v
component/up_down_counter.v
component/Verilog_Module_Builder.pdf
component/Verilog_Module_Builder_Questions.pdf
NTSC_Decoder_1/automake.log
NTSC_Decoder_1/ntsc2zbt.v
NTSC_Decoder_1/ntsc_decode.cmd_log
NTSC_Decoder_1/ntsc_decode.lso
NTSC_Decoder_1/ntsc_decode.prj
NTSC_Decoder_1/ntsc_decode.syr
NTSC_Decoder_1/NTSC_Decoder_1.dhp
NTSC_Decoder_1/NTSC_Decoder_1.ise
NTSC_Decoder_1/NTSC_Decoder_1.ise_ISE_Backup
NTSC_Decoder_1/ntsc_decode_summary.html
NTSC_Decoder_1/ntsc_decode_vhdl.prj
NTSC_Decoder_1/Project.dhp
NTSC_Decoder_1/vga_romdisp.v
NTSC_Decoder_1/video_decoder.v
NTSC_Decoder_1/xst/work/hdllib.ref
NTSC_Decoder_1/x
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.