- taxi 基于FPGA的出租车计费器 所要设计的出租车计价器
- MIMO-OFDM MIMO
- counter_interleaver It is verilog based implementation of interleaver and counter for 0
- my_eda(3-7) 一些关于VHDL的基础小模块程序
- LEON3_GRLIB_Source_grlib-gpl-1.3.7-b4144.tar-(1). Leon3 Ultra Sparc Compatible Processor
- MIMOBitsGenA 产生八通道待调制帧bit数据matlab程序(Eight channel bit data frames to be modulated)
文件名称:digita_clock
-
所属分类:
- 标签属性:
- 上传时间:2012-12-22
-
文件大小:4.12mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
spartan 3 7 segment clock display
(系统自动生成,下载前可以参看下载内容)
下载文件列表
digita_clock/.compxlib.log
digita_clock/.lso
digita_clock/clk_counter.cmd_log
digita_clock/clk_counter.lso
digita_clock/clk_counter.ngc
digita_clock/clk_counter.ngr
digita_clock/clk_counter.prj
digita_clock/clk_counter.stx
digita_clock/clk_counter.syr
digita_clock/clk_counter.v
digita_clock/clk_counter.xst
digita_clock/clk_counter_xst.xrpt
digita_clock/clk_gen.bld
digita_clock/clk_gen.cmd_log
digita_clock/clk_gen.lso
digita_clock/clk_gen.ngc
digita_clock/clk_gen.ngd
digita_clock/clk_gen.ngr
digita_clock/clk_gen.prj
digita_clock/clk_gen.syr
digita_clock/clk_gen.v
digita_clock/clk_gen.xst
digita_clock/clk_gen_isim_beh.exe
digita_clock/clk_gen_ngdbuild.xrpt
digita_clock/clk_gen_results.wcfg
digita_clock/clk_gen_xst.xrpt
digita_clock/clock.bgn
digita_clock/clock.bit
digita_clock/clock.bld
digita_clock/clock.cmd_log
digita_clock/clock.drc
digita_clock/clock.lso
digita_clock/clock.ncd
digita_clock/clock.ngc
digita_clock/clock.ngd
digita_clock/clock.ngr
digita_clock/clock.pad
digita_clock/clock.par
digita_clock/clock.pcf
digita_clock/clock.prj
digita_clock/clock.ptwx
digita_clock/clock.stx
digita_clock/clock.syr
digita_clock/clock.twr
digita_clock/clock.twx
digita_clock/clock.unroutes
digita_clock/clock.ut
digita_clock/clock.v
digita_clock/clock.xpi
digita_clock/clock.xst
digita_clock/clock_bitgen.xwbt
digita_clock/clock_div.cmd_log
digita_clock/clock_div.lso
digita_clock/clock_div.ngc
digita_clock/clock_div.ngr
digita_clock/clock_div.prj
digita_clock/clock_div.stx
digita_clock/clock_div.syr
digita_clock/clock_div.v
digita_clock/clock_div.xst
digita_clock/clock_div_isim_beh.exe
digita_clock/clock_div_xst.xrpt
digita_clock/clock_envsettings.html
digita_clock/clock_guide.ncd
digita_clock/clock_map.map
digita_clock/clock_map.mrp
digita_clock/clock_map.ncd
digita_clock/clock_map.ngm
digita_clock/clock_map.xrpt
digita_clock/clock_ngdbuild.xrpt
digita_clock/clock_pad.csv
digita_clock/clock_pad.txt
digita_clock/clock_par.xrpt
digita_clock/clock_summary.html
digita_clock/clock_summary.xml
digita_clock/clock_usage.xml
digita_clock/clock_xst.xrpt
digita_clock/decoder_7_seg.cmd_log
digita_clock/decoder_7_seg.lso
digita_clock/decoder_7_seg.ngc
digita_clock/decoder_7_seg.ngr
digita_clock/decoder_7_seg.prj
digita_clock/decoder_7_seg.stx
digita_clock/decoder_7_seg.syr
digita_clock/decoder_7_seg.v
digita_clock/decoder_7_seg.xst
digita_clock/decoder_7_seg_xst.xrpt
digita_clock/digital_clk.ucf
digita_clock/digita_clock.gise
digita_clock/digita_clock.xise
digita_clock/final simulation.wcfg
digita_clock/fuse.log
digita_clock/ipcore_dir
digita_clock/iseconfig/clock.xreport
digita_clock/iseconfig/digita_clock.projectmgr
digita_clock/iseconfig
digita_clock/isim/isim_usage_statistics.html
digita_clock/isim/tb_clk_isim_beh.exe.sim/isimcrash.log
digita_clock/isim/tb_clk_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg
digita_clock/isim/tb_clk_isim_beh.exe.sim/isimkernel.log
digita_clock/isim/tb_clk_isim_beh.exe.sim/netId.dat
digita_clock/isim/tb_clk_isim_beh.exe.sim/tb_clk_isim_beh.exe
digita_clock/isim/tb_clk_isim_beh.exe.sim/tmp_save/_1
digita_clock/isim/tb_clk_isim_beh.exe.sim/tmp_save
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000000469049657_2187063399.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000000469049657_2187063399.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000000469049657_2187063399.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002013452923_2073120511.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002013452923_2073120511.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002013452923_2073120511.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002186789675_1875869201.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002186789675_1875869201.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002186789675_1875869201.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_2191311237.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_2191311237.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_2191311237.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_3674446353.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_3674446353.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_3674446353.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002522055795_2964965119.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002522055795_2964965119.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002522055795_2964965119.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002651255224_3529680719.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002651255224_3529680719.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002651255224_3529680719.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000003502878482_0800204438.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000003502878482_0800204438.didat
digita_clock/isim/tb_clk_isim_be
digita_clock/.lso
digita_clock/clk_counter.cmd_log
digita_clock/clk_counter.lso
digita_clock/clk_counter.ngc
digita_clock/clk_counter.ngr
digita_clock/clk_counter.prj
digita_clock/clk_counter.stx
digita_clock/clk_counter.syr
digita_clock/clk_counter.v
digita_clock/clk_counter.xst
digita_clock/clk_counter_xst.xrpt
digita_clock/clk_gen.bld
digita_clock/clk_gen.cmd_log
digita_clock/clk_gen.lso
digita_clock/clk_gen.ngc
digita_clock/clk_gen.ngd
digita_clock/clk_gen.ngr
digita_clock/clk_gen.prj
digita_clock/clk_gen.syr
digita_clock/clk_gen.v
digita_clock/clk_gen.xst
digita_clock/clk_gen_isim_beh.exe
digita_clock/clk_gen_ngdbuild.xrpt
digita_clock/clk_gen_results.wcfg
digita_clock/clk_gen_xst.xrpt
digita_clock/clock.bgn
digita_clock/clock.bit
digita_clock/clock.bld
digita_clock/clock.cmd_log
digita_clock/clock.drc
digita_clock/clock.lso
digita_clock/clock.ncd
digita_clock/clock.ngc
digita_clock/clock.ngd
digita_clock/clock.ngr
digita_clock/clock.pad
digita_clock/clock.par
digita_clock/clock.pcf
digita_clock/clock.prj
digita_clock/clock.ptwx
digita_clock/clock.stx
digita_clock/clock.syr
digita_clock/clock.twr
digita_clock/clock.twx
digita_clock/clock.unroutes
digita_clock/clock.ut
digita_clock/clock.v
digita_clock/clock.xpi
digita_clock/clock.xst
digita_clock/clock_bitgen.xwbt
digita_clock/clock_div.cmd_log
digita_clock/clock_div.lso
digita_clock/clock_div.ngc
digita_clock/clock_div.ngr
digita_clock/clock_div.prj
digita_clock/clock_div.stx
digita_clock/clock_div.syr
digita_clock/clock_div.v
digita_clock/clock_div.xst
digita_clock/clock_div_isim_beh.exe
digita_clock/clock_div_xst.xrpt
digita_clock/clock_envsettings.html
digita_clock/clock_guide.ncd
digita_clock/clock_map.map
digita_clock/clock_map.mrp
digita_clock/clock_map.ncd
digita_clock/clock_map.ngm
digita_clock/clock_map.xrpt
digita_clock/clock_ngdbuild.xrpt
digita_clock/clock_pad.csv
digita_clock/clock_pad.txt
digita_clock/clock_par.xrpt
digita_clock/clock_summary.html
digita_clock/clock_summary.xml
digita_clock/clock_usage.xml
digita_clock/clock_xst.xrpt
digita_clock/decoder_7_seg.cmd_log
digita_clock/decoder_7_seg.lso
digita_clock/decoder_7_seg.ngc
digita_clock/decoder_7_seg.ngr
digita_clock/decoder_7_seg.prj
digita_clock/decoder_7_seg.stx
digita_clock/decoder_7_seg.syr
digita_clock/decoder_7_seg.v
digita_clock/decoder_7_seg.xst
digita_clock/decoder_7_seg_xst.xrpt
digita_clock/digital_clk.ucf
digita_clock/digita_clock.gise
digita_clock/digita_clock.xise
digita_clock/final simulation.wcfg
digita_clock/fuse.log
digita_clock/ipcore_dir
digita_clock/iseconfig/clock.xreport
digita_clock/iseconfig/digita_clock.projectmgr
digita_clock/iseconfig
digita_clock/isim/isim_usage_statistics.html
digita_clock/isim/tb_clk_isim_beh.exe.sim/isimcrash.log
digita_clock/isim/tb_clk_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg
digita_clock/isim/tb_clk_isim_beh.exe.sim/isimkernel.log
digita_clock/isim/tb_clk_isim_beh.exe.sim/netId.dat
digita_clock/isim/tb_clk_isim_beh.exe.sim/tb_clk_isim_beh.exe
digita_clock/isim/tb_clk_isim_beh.exe.sim/tmp_save/_1
digita_clock/isim/tb_clk_isim_beh.exe.sim/tmp_save
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000000469049657_2187063399.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000000469049657_2187063399.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000000469049657_2187063399.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002013452923_2073120511.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002013452923_2073120511.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002013452923_2073120511.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002186789675_1875869201.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002186789675_1875869201.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002186789675_1875869201.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_2191311237.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_2191311237.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_2191311237.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_3674446353.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_3674446353.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002492637095_3674446353.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002522055795_2964965119.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002522055795_2964965119.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002522055795_2964965119.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002651255224_3529680719.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002651255224_3529680719.didat
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000002651255224_3529680719.nt.obj
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000003502878482_0800204438.c
digita_clock/isim/tb_clk_isim_beh.exe.sim/work/m_00000000003502878482_0800204438.didat
digita_clock/isim/tb_clk_isim_be
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.