文件名称:RISC_CPU
-
所属分类:
- 标签属性:
- 上传时间:2013-04-23
-
文件大小:869.33kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
用FPGA编写的一个简单的cup,其中包含cup的基本部分,希望能对大家有意-Prepared by a simple FPGA' s Cup, which contains the basic part of the cup, I hope you can intentionally,,,,,,,,,
(系统自动生成,下载前可以参看下载内容)
下载文件列表
RISC_CPU/
RISC_CPU/accum.v
RISC_CPU/accum.v.bak
RISC_CPU/addr_decode.v
RISC_CPU/adr.v
RISC_CPU/alu.v
RISC_CPU/alu.v.bak
RISC_CPU/clk_gen.asm.rpt
RISC_CPU/clk_gen.done
RISC_CPU/clk_gen.eda.rpt
RISC_CPU/clk_gen.fit.rpt
RISC_CPU/clk_gen.fit.smsg
RISC_CPU/clk_gen.fit.summary
RISC_CPU/clk_gen.flow.rpt
RISC_CPU/clk_gen.map.rpt
RISC_CPU/clk_gen.map.summary
RISC_CPU/clk_gen.pin
RISC_CPU/clk_gen.pof
RISC_CPU/clk_gen.qpf
RISC_CPU/clk_gen.qsf
RISC_CPU/clk_gen.qws
RISC_CPU/clk_gen.sof
RISC_CPU/clk_gen.tan.rpt
RISC_CPU/clk_gen.tan.summary
RISC_CPU/clk_gen.v
RISC_CPU/clk_gen.v.bak
RISC_CPU/clk_gen_nativelink_simulation.rpt
RISC_CPU/counter.v
RISC_CPU/counter.v.bak
RISC_CPU/cpu.v
RISC_CPU/cpu.v.bak
RISC_CPU/datactl.v
RISC_CPU/datactl.v.bak
RISC_CPU/db/
RISC_CPU/db/clk_gen.(0).cnf.cdb
RISC_CPU/db/clk_gen.(0).cnf.hdb
RISC_CPU/db/clk_gen.(1).cnf.cdb
RISC_CPU/db/clk_gen.(1).cnf.hdb
RISC_CPU/db/clk_gen.(2).cnf.cdb
RISC_CPU/db/clk_gen.(2).cnf.hdb
RISC_CPU/db/clk_gen.(3).cnf.cdb
RISC_CPU/db/clk_gen.(3).cnf.hdb
RISC_CPU/db/clk_gen.(4).cnf.cdb
RISC_CPU/db/clk_gen.(4).cnf.hdb
RISC_CPU/db/clk_gen.(5).cnf.cdb
RISC_CPU/db/clk_gen.(5).cnf.hdb
RISC_CPU/db/clk_gen.(6).cnf.cdb
RISC_CPU/db/clk_gen.(6).cnf.hdb
RISC_CPU/db/clk_gen.(7).cnf.cdb
RISC_CPU/db/clk_gen.(7).cnf.hdb
RISC_CPU/db/clk_gen.(8).cnf.cdb
RISC_CPU/db/clk_gen.(8).cnf.hdb
RISC_CPU/db/clk_gen.(9).cnf.cdb
RISC_CPU/db/clk_gen.(9).cnf.hdb
RISC_CPU/db/clk_gen.ace_cmp.bpm
RISC_CPU/db/clk_gen.ace_cmp.cdb
RISC_CPU/db/clk_gen.ace_cmp.ecobp
RISC_CPU/db/clk_gen.ace_cmp.hdb
RISC_CPU/db/clk_gen.asm.qmsg
RISC_CPU/db/clk_gen.asm_labs.ddb
RISC_CPU/db/clk_gen.atom.rvd
RISC_CPU/db/clk_gen.atom_map.rvd
RISC_CPU/db/clk_gen.cbx.xml
RISC_CPU/db/clk_gen.cmp.bpm
RISC_CPU/db/clk_gen.cmp.cdb
RISC_CPU/db/clk_gen.cmp.ecobp
RISC_CPU/db/clk_gen.cmp.hdb
RISC_CPU/db/clk_gen.cmp.kpt
RISC_CPU/db/clk_gen.cmp.logdb
RISC_CPU/db/clk_gen.cmp.qrpt
RISC_CPU/db/clk_gen.cmp.rdb
RISC_CPU/db/clk_gen.cmp.tdb
RISC_CPU/db/clk_gen.cmp0.ddb
RISC_CPU/db/clk_gen.cmp2.ddb
RISC_CPU/db/clk_gen.cmp_merge.kpt
RISC_CPU/db/clk_gen.db_info
RISC_CPU/db/clk_gen.eco.cdb
RISC_CPU/db/clk_gen.eda.qmsg
RISC_CPU/db/clk_gen.fit.qmsg
RISC_CPU/db/clk_gen.hier_info
RISC_CPU/db/clk_gen.hif
RISC_CPU/db/clk_gen.lfp.cdb
RISC_CPU/db/clk_gen.lpc.html
RISC_CPU/db/clk_gen.lpc.rdb
RISC_CPU/db/clk_gen.lpc.txt
RISC_CPU/db/clk_gen.map.bpm
RISC_CPU/db/clk_gen.map.cdb
RISC_CPU/db/clk_gen.map.ecobp
RISC_CPU/db/clk_gen.map.hdb
RISC_CPU/db/clk_gen.map.kpt
RISC_CPU/db/clk_gen.map.logdb
RISC_CPU/db/clk_gen.map.qmsg
RISC_CPU/db/clk_gen.map_bb.cdb
RISC_CPU/db/clk_gen.map_bb.hdb
RISC_CPU/db/clk_gen.map_bb.logdb
RISC_CPU/db/clk_gen.pre_map.cdb
RISC_CPU/db/clk_gen.pre_map.hdb
RISC_CPU/db/clk_gen.rpp.qmsg
RISC_CPU/db/clk_gen.rtlv.hdb
RISC_CPU/db/clk_gen.rtlv_sg.cdb
RISC_CPU/db/clk_gen.rtlv_sg_swap.cdb
RISC_CPU/db/clk_gen.sgate.rvd
RISC_CPU/db/clk_gen.sgate_sm.rvd
RISC_CPU/db/clk_gen.sgdiff.cdb
RISC_CPU/db/clk_gen.sgdiff.hdb
RISC_CPU/db/clk_gen.sld_design_entry.sci
RISC_CPU/db/clk_gen.sld_design_entry_dsc.sci
RISC_CPU/db/clk_gen.smp_dump.txt
RISC_CPU/db/clk_gen.syn_hier_info
RISC_CPU/db/clk_gen.tan.qmsg
RISC_CPU/db/clk_gen.tis_db_list.ddb
RISC_CPU/db/clk_gen.tmw_info
RISC_CPU/db/clk_gen_global_asgn_op.abo
RISC_CPU/db/prev_cmp_clk_gen.asm.qmsg
RISC_CPU/db/prev_cmp_clk_gen.eda.qmsg
RISC_CPU/db/prev_cmp_clk_gen.fit.qmsg
RISC_CPU/db/prev_cmp_clk_gen.map.qmsg
RISC_CPU/db/prev_cmp_clk_gen.qmsg
RISC_CPU/db/prev_cmp_clk_gen.tan.qmsg
RISC_CPU/incremental_db/
RISC_CPU/incremental_db/compiled_partitions/
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.atm
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.dfp
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.hdbx
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.kpt
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.logdb
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.rcf
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.map.atm
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.map.dpi
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.map.hdbx
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.map.kpt
RISC_CPU/incremental_db/README
RISC_CPU/machine.v
RISC_CPU/machine.v.bak
RISC_CPU/machinectl.v
RISC_CPU/ram.v
RISC_CPU/register.v
RISC_CPU/register.v.bak
RISC_CPU/rom.v
RISC_CPU/serv_req_info.txt
RISC_CPU/simulation/
RISC_CPU/simulation/modelsim/
RISC_CPU/simulation/modelsim/clk_gen.sft
RISC_CPU/simulation/modelsim/clk_gen.vo
RISC_CPU/simulation/modelsim/clk_gen.vt.bak
RISC_CPU/simulation/modelsim/clk_gen_modelsim.xrf
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak1
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak2
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak3
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak4
RISC_CPU/simulation/modelsim/clk_gen_v.sdo
RISC_CPU/simulation
RISC_CPU/accum.v
RISC_CPU/accum.v.bak
RISC_CPU/addr_decode.v
RISC_CPU/adr.v
RISC_CPU/alu.v
RISC_CPU/alu.v.bak
RISC_CPU/clk_gen.asm.rpt
RISC_CPU/clk_gen.done
RISC_CPU/clk_gen.eda.rpt
RISC_CPU/clk_gen.fit.rpt
RISC_CPU/clk_gen.fit.smsg
RISC_CPU/clk_gen.fit.summary
RISC_CPU/clk_gen.flow.rpt
RISC_CPU/clk_gen.map.rpt
RISC_CPU/clk_gen.map.summary
RISC_CPU/clk_gen.pin
RISC_CPU/clk_gen.pof
RISC_CPU/clk_gen.qpf
RISC_CPU/clk_gen.qsf
RISC_CPU/clk_gen.qws
RISC_CPU/clk_gen.sof
RISC_CPU/clk_gen.tan.rpt
RISC_CPU/clk_gen.tan.summary
RISC_CPU/clk_gen.v
RISC_CPU/clk_gen.v.bak
RISC_CPU/clk_gen_nativelink_simulation.rpt
RISC_CPU/counter.v
RISC_CPU/counter.v.bak
RISC_CPU/cpu.v
RISC_CPU/cpu.v.bak
RISC_CPU/datactl.v
RISC_CPU/datactl.v.bak
RISC_CPU/db/
RISC_CPU/db/clk_gen.(0).cnf.cdb
RISC_CPU/db/clk_gen.(0).cnf.hdb
RISC_CPU/db/clk_gen.(1).cnf.cdb
RISC_CPU/db/clk_gen.(1).cnf.hdb
RISC_CPU/db/clk_gen.(2).cnf.cdb
RISC_CPU/db/clk_gen.(2).cnf.hdb
RISC_CPU/db/clk_gen.(3).cnf.cdb
RISC_CPU/db/clk_gen.(3).cnf.hdb
RISC_CPU/db/clk_gen.(4).cnf.cdb
RISC_CPU/db/clk_gen.(4).cnf.hdb
RISC_CPU/db/clk_gen.(5).cnf.cdb
RISC_CPU/db/clk_gen.(5).cnf.hdb
RISC_CPU/db/clk_gen.(6).cnf.cdb
RISC_CPU/db/clk_gen.(6).cnf.hdb
RISC_CPU/db/clk_gen.(7).cnf.cdb
RISC_CPU/db/clk_gen.(7).cnf.hdb
RISC_CPU/db/clk_gen.(8).cnf.cdb
RISC_CPU/db/clk_gen.(8).cnf.hdb
RISC_CPU/db/clk_gen.(9).cnf.cdb
RISC_CPU/db/clk_gen.(9).cnf.hdb
RISC_CPU/db/clk_gen.ace_cmp.bpm
RISC_CPU/db/clk_gen.ace_cmp.cdb
RISC_CPU/db/clk_gen.ace_cmp.ecobp
RISC_CPU/db/clk_gen.ace_cmp.hdb
RISC_CPU/db/clk_gen.asm.qmsg
RISC_CPU/db/clk_gen.asm_labs.ddb
RISC_CPU/db/clk_gen.atom.rvd
RISC_CPU/db/clk_gen.atom_map.rvd
RISC_CPU/db/clk_gen.cbx.xml
RISC_CPU/db/clk_gen.cmp.bpm
RISC_CPU/db/clk_gen.cmp.cdb
RISC_CPU/db/clk_gen.cmp.ecobp
RISC_CPU/db/clk_gen.cmp.hdb
RISC_CPU/db/clk_gen.cmp.kpt
RISC_CPU/db/clk_gen.cmp.logdb
RISC_CPU/db/clk_gen.cmp.qrpt
RISC_CPU/db/clk_gen.cmp.rdb
RISC_CPU/db/clk_gen.cmp.tdb
RISC_CPU/db/clk_gen.cmp0.ddb
RISC_CPU/db/clk_gen.cmp2.ddb
RISC_CPU/db/clk_gen.cmp_merge.kpt
RISC_CPU/db/clk_gen.db_info
RISC_CPU/db/clk_gen.eco.cdb
RISC_CPU/db/clk_gen.eda.qmsg
RISC_CPU/db/clk_gen.fit.qmsg
RISC_CPU/db/clk_gen.hier_info
RISC_CPU/db/clk_gen.hif
RISC_CPU/db/clk_gen.lfp.cdb
RISC_CPU/db/clk_gen.lpc.html
RISC_CPU/db/clk_gen.lpc.rdb
RISC_CPU/db/clk_gen.lpc.txt
RISC_CPU/db/clk_gen.map.bpm
RISC_CPU/db/clk_gen.map.cdb
RISC_CPU/db/clk_gen.map.ecobp
RISC_CPU/db/clk_gen.map.hdb
RISC_CPU/db/clk_gen.map.kpt
RISC_CPU/db/clk_gen.map.logdb
RISC_CPU/db/clk_gen.map.qmsg
RISC_CPU/db/clk_gen.map_bb.cdb
RISC_CPU/db/clk_gen.map_bb.hdb
RISC_CPU/db/clk_gen.map_bb.logdb
RISC_CPU/db/clk_gen.pre_map.cdb
RISC_CPU/db/clk_gen.pre_map.hdb
RISC_CPU/db/clk_gen.rpp.qmsg
RISC_CPU/db/clk_gen.rtlv.hdb
RISC_CPU/db/clk_gen.rtlv_sg.cdb
RISC_CPU/db/clk_gen.rtlv_sg_swap.cdb
RISC_CPU/db/clk_gen.sgate.rvd
RISC_CPU/db/clk_gen.sgate_sm.rvd
RISC_CPU/db/clk_gen.sgdiff.cdb
RISC_CPU/db/clk_gen.sgdiff.hdb
RISC_CPU/db/clk_gen.sld_design_entry.sci
RISC_CPU/db/clk_gen.sld_design_entry_dsc.sci
RISC_CPU/db/clk_gen.smp_dump.txt
RISC_CPU/db/clk_gen.syn_hier_info
RISC_CPU/db/clk_gen.tan.qmsg
RISC_CPU/db/clk_gen.tis_db_list.ddb
RISC_CPU/db/clk_gen.tmw_info
RISC_CPU/db/clk_gen_global_asgn_op.abo
RISC_CPU/db/prev_cmp_clk_gen.asm.qmsg
RISC_CPU/db/prev_cmp_clk_gen.eda.qmsg
RISC_CPU/db/prev_cmp_clk_gen.fit.qmsg
RISC_CPU/db/prev_cmp_clk_gen.map.qmsg
RISC_CPU/db/prev_cmp_clk_gen.qmsg
RISC_CPU/db/prev_cmp_clk_gen.tan.qmsg
RISC_CPU/incremental_db/
RISC_CPU/incremental_db/compiled_partitions/
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.atm
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.dfp
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.hdbx
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.kpt
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.logdb
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.cmp.rcf
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.map.atm
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.map.dpi
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.map.hdbx
RISC_CPU/incremental_db/compiled_partitions/clk_gen.root_partition.map.kpt
RISC_CPU/incremental_db/README
RISC_CPU/machine.v
RISC_CPU/machine.v.bak
RISC_CPU/machinectl.v
RISC_CPU/ram.v
RISC_CPU/register.v
RISC_CPU/register.v.bak
RISC_CPU/rom.v
RISC_CPU/serv_req_info.txt
RISC_CPU/simulation/
RISC_CPU/simulation/modelsim/
RISC_CPU/simulation/modelsim/clk_gen.sft
RISC_CPU/simulation/modelsim/clk_gen.vo
RISC_CPU/simulation/modelsim/clk_gen.vt.bak
RISC_CPU/simulation/modelsim/clk_gen_modelsim.xrf
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak1
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak2
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak3
RISC_CPU/simulation/modelsim/clk_gen_run_msim_rtl_verilog.do.bak4
RISC_CPU/simulation/modelsim/clk_gen_v.sdo
RISC_CPU/simulation
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.