文件名称:Manchester
-
所属分类:
- 标签属性:
- 上传时间:2013-06-17
-
文件大小:240.68kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
实现Manchester的编码和解码功能,基于Lattice FPGA完成仿真,验证代的正确性-Implementation of Manchester encoding and decoding function, based on Lattice FPGA complete the simulation to verify the correctness of generations
(系统自动生成,下载前可以参看下载内容)
下载文件列表
RD1051/Docs/
RD1051/Docs/rd1051.pdf
RD1051/Docs/rd1051_readme.txt
RD1051/Project/
RD1051/Project/RD1051_LSE.lpf
RD1051/Project/RD1051_synplicity.lpf
RD1051/Simulation/
RD1051/Simulation/verilog/
RD1051/Simulation/verilog/rtl_verilog.do
RD1051/Simulation/verilog/timing_verilog.do
RD1051/Simulation/vhdl/
RD1051/Simulation/vhdl/rtl_vhdl.do
RD1051/Simulation/vhdl/timing_vhdl.do
RD1051/Source/
RD1051/Source/Verilog/
RD1051/Source/Verilog/cdr_top.v
RD1051/Source/Verilog/cdr_top_xo2.v
RD1051/Source/Verilog/dif_manch_cdr.v
RD1051/Source/Verilog/dif_manch_enc.v
RD1051/Source/Verilog/IPexpress/
RD1051/Source/Verilog/IPexpress/XO/
RD1051/Source/Verilog/IPexpress/XO/pll_sh90.lpc
RD1051/Source/Verilog/IPexpress/XO/pll_sh90.v
RD1051/Source/Verilog/IPexpress/XO2/
RD1051/Source/Verilog/IPexpress/XO2/pll_sh90.lpc
RD1051/Source/Verilog/IPexpress/XO2/pll_sh90.v
RD1051/Source/Verilog/IPexpress/XP2/
RD1051/Source/Verilog/IPexpress/XP2/pll_sh90.lpc
RD1051/Source/Verilog/IPexpress/XP2/pll_sh90.v
RD1051/Source/VHDL/
RD1051/Source/VHDL/cdr_top_vhdl.vhd
RD1051/Source/VHDL/cdr_top_vhdl_xo2.vhd
RD1051/Source/VHDL/dif_manch_cdr.vhd
RD1051/Source/VHDL/dif_manch_enc.vhd
RD1051/Source/VHDL/IPexpress/
RD1051/Source/VHDL/IPexpress/XO/
RD1051/Source/VHDL/IPexpress/XO/pll_sh90.lpc
RD1051/Source/VHDL/IPexpress/XO/pll_sh90.vhd
RD1051/Source/VHDL/IPexpress/XO2/
RD1051/Source/VHDL/IPexpress/XO2/pll_sh90.lpc
RD1051/Source/VHDL/IPexpress/XO2/pll_sh90.vhd
RD1051/Source/VHDL/IPexpress/XP2/
RD1051/Source/VHDL/IPexpress/XP2/pll_sh90.lpc
RD1051/Source/VHDL/IPexpress/XP2/pll_sh90.vhd
RD1051/Testbench/
RD1051/Testbench/Verilog/
RD1051/Testbench/Verilog/cdr_tb.v
RD1051/Testbench/Verilog/prbs_gen.v
RD1051/Testbench/VHDL/
RD1051/Testbench/VHDL/cdr_tb.vhd
RD1051/Testbench/VHDL/prbs_gen.vhd
RD1051/
RD1051/Docs/rd1051.pdf
RD1051/Docs/rd1051_readme.txt
RD1051/Project/
RD1051/Project/RD1051_LSE.lpf
RD1051/Project/RD1051_synplicity.lpf
RD1051/Simulation/
RD1051/Simulation/verilog/
RD1051/Simulation/verilog/rtl_verilog.do
RD1051/Simulation/verilog/timing_verilog.do
RD1051/Simulation/vhdl/
RD1051/Simulation/vhdl/rtl_vhdl.do
RD1051/Simulation/vhdl/timing_vhdl.do
RD1051/Source/
RD1051/Source/Verilog/
RD1051/Source/Verilog/cdr_top.v
RD1051/Source/Verilog/cdr_top_xo2.v
RD1051/Source/Verilog/dif_manch_cdr.v
RD1051/Source/Verilog/dif_manch_enc.v
RD1051/Source/Verilog/IPexpress/
RD1051/Source/Verilog/IPexpress/XO/
RD1051/Source/Verilog/IPexpress/XO/pll_sh90.lpc
RD1051/Source/Verilog/IPexpress/XO/pll_sh90.v
RD1051/Source/Verilog/IPexpress/XO2/
RD1051/Source/Verilog/IPexpress/XO2/pll_sh90.lpc
RD1051/Source/Verilog/IPexpress/XO2/pll_sh90.v
RD1051/Source/Verilog/IPexpress/XP2/
RD1051/Source/Verilog/IPexpress/XP2/pll_sh90.lpc
RD1051/Source/Verilog/IPexpress/XP2/pll_sh90.v
RD1051/Source/VHDL/
RD1051/Source/VHDL/cdr_top_vhdl.vhd
RD1051/Source/VHDL/cdr_top_vhdl_xo2.vhd
RD1051/Source/VHDL/dif_manch_cdr.vhd
RD1051/Source/VHDL/dif_manch_enc.vhd
RD1051/Source/VHDL/IPexpress/
RD1051/Source/VHDL/IPexpress/XO/
RD1051/Source/VHDL/IPexpress/XO/pll_sh90.lpc
RD1051/Source/VHDL/IPexpress/XO/pll_sh90.vhd
RD1051/Source/VHDL/IPexpress/XO2/
RD1051/Source/VHDL/IPexpress/XO2/pll_sh90.lpc
RD1051/Source/VHDL/IPexpress/XO2/pll_sh90.vhd
RD1051/Source/VHDL/IPexpress/XP2/
RD1051/Source/VHDL/IPexpress/XP2/pll_sh90.lpc
RD1051/Source/VHDL/IPexpress/XP2/pll_sh90.vhd
RD1051/Testbench/
RD1051/Testbench/Verilog/
RD1051/Testbench/Verilog/cdr_tb.v
RD1051/Testbench/Verilog/prbs_gen.v
RD1051/Testbench/VHDL/
RD1051/Testbench/VHDL/cdr_tb.vhd
RD1051/Testbench/VHDL/prbs_gen.vhd
RD1051/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.