文件名称:uart_all
-
所属分类:
- 标签属性:
- 上传时间:2014-12-13
-
文件大小:4.78mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
verilog 的UART发送接收实验的实现代码-The realization of UART (verilog)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart_all/
uart_all/clk_bps.v
uart_all/clk_bps_read.v
uart_all/clk_bps_read.v.bak
uart_all/db/
uart_all/db/logic_util_heursitic.dat
uart_all/db/prev_cmp_uart_all.qmsg
uart_all/db/uart_all.(0).cnf.cdb
uart_all/db/uart_all.(0).cnf.hdb
uart_all/db/uart_all.(1).cnf.cdb
uart_all/db/uart_all.(1).cnf.hdb
uart_all/db/uart_all.(2).cnf.cdb
uart_all/db/uart_all.(2).cnf.hdb
uart_all/db/uart_all.(3).cnf.cdb
uart_all/db/uart_all.(3).cnf.hdb
uart_all/db/uart_all.(4).cnf.cdb
uart_all/db/uart_all.(4).cnf.hdb
uart_all/db/uart_all.(5).cnf.cdb
uart_all/db/uart_all.(5).cnf.hdb
uart_all/db/uart_all.(6).cnf.cdb
uart_all/db/uart_all.(6).cnf.hdb
uart_all/db/uart_all.(7).cnf.cdb
uart_all/db/uart_all.(7).cnf.hdb
uart_all/db/uart_all.ae.hdb
uart_all/db/uart_all.amm.cdb
uart_all/db/uart_all.asm.qmsg
uart_all/db/uart_all.asm.rdb
uart_all/db/uart_all.atom_map.rvd
uart_all/db/uart_all.cbx.xml
uart_all/db/uart_all.cmp.kpt
uart_all/db/uart_all.cmp.rdb
uart_all/db/uart_all.cmp_merge.kpt
uart_all/db/uart_all.db_info
uart_all/db/uart_all.eda.qmsg
uart_all/db/uart_all.fit.qmsg
uart_all/db/uart_all.hier_info
uart_all/db/uart_all.hif
uart_all/db/uart_all.idb.cdb
uart_all/db/uart_all.lpc.html
uart_all/db/uart_all.lpc.rdb
uart_all/db/uart_all.lpc.txt
uart_all/db/uart_all.map.bpm
uart_all/db/uart_all.map.cdb
uart_all/db/uart_all.map.hdb
uart_all/db/uart_all.map.kpt
uart_all/db/uart_all.map.logdb
uart_all/db/uart_all.map.qmsg
uart_all/db/uart_all.map.rdb
uart_all/db/uart_all.map_bb.cdb
uart_all/db/uart_all.map_bb.hdb
uart_all/db/uart_all.map_bb.logdb
uart_all/db/uart_all.pre_map.cdb
uart_all/db/uart_all.pre_map.hdb
uart_all/db/uart_all.root_partition.map.reg_db.cdb
uart_all/db/uart_all.routing.rdb
uart_all/db/uart_all.rpp.qmsg
uart_all/db/uart_all.rtlv.hdb
uart_all/db/uart_all.rtlv_sg.cdb
uart_all/db/uart_all.rtlv_sg_swap.cdb
uart_all/db/uart_all.sgate.rvd
uart_all/db/uart_all.sgate_sm.rvd
uart_all/db/uart_all.sgdiff.cdb
uart_all/db/uart_all.sgdiff.hdb
uart_all/db/uart_all.sld_design_entry.sci
uart_all/db/uart_all.sld_design_entry_dsc.sci
uart_all/db/uart_all.smart_action.txt
uart_all/db/uart_all.sta.qmsg
uart_all/db/uart_all.sta.rdb
uart_all/db/uart_all.stingray_io_sim_cache.99um_ff_1200mv_0c_fast.hsd
uart_all/db/uart_all.stingray_io_sim_cache.99um_ss_1200mv_0c_slow.hsd
uart_all/db/uart_all.stingray_io_sim_cache.99um_ss_1200mv_85c_slow.hsd
uart_all/db/uart_all.syn_hier_info
uart_all/db/uart_all.tis_db_list.ddb
uart_all/db/uart_all.tiscmp.fast_1200mv_0c.ddb
uart_all/db/uart_all.tiscmp.fastest_slow_1200mv_0c.ddb
uart_all/db/uart_all.tiscmp.fastest_slow_1200mv_85c.ddb
uart_all/db/uart_all.tiscmp.slow_1200mv_0c.ddb
uart_all/db/uart_all.tiscmp.slow_1200mv_85c.ddb
uart_all/db/uart_all.tmw_info
uart_all/detect.v
uart_all/incremental_db/
uart_all/incremental_db/README
uart_all/incremental_db/compiled_partitions/
uart_all/incremental_db/compiled_partitions/uart_all.db_info
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.cdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.dfp
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.hdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.kpt
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.logdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.rcfdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.cdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.dpi
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hbdb.cdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hbdb.hb_info
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hbdb.hdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hbdb.sig
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.kpt
uart_all/read_control.v
uart_all/simulation/
uart_all/simulation/modelsim/
uart_all/simulation/modelsim/modelsim.ini
uart_all/simulation/modelsim/msim_transcript
uart_all/simulation/modelsim/rtl_work/
uart_all/simulation/modelsim/rtl_work/_info
uart_all/simulation/modelsim/rtl_work/_temp/
uart_all/simulation/modelsim/rtl_work/_vmake
uart_all/simulation/modelsim/rtl_work/clk_bps/
uart_all/simulation/modelsim/rtl_work/clk_bps/_primary.dat
uart_all/simulation/modelsim/rtl_work/clk_bps/_primary.dbs
uart_all/simulation/modelsim/rtl_work/clk_bps/_primary.vhd
uart_all/simulation/modelsim/rtl_work/clk_bps/verilog.prw
uart_all/simulation/modelsim/rtl_work/clk_bps/verilog.psm
uart_all/simulation/modelsim/rtl_work/clk_bps1/
uart_all/simulation/modelsim/rtl_work/clk_bps1/_primary.dat
uart_all/simulation/modelsim/rtl_work/clk_bps1/_primary.dbs
uart_all/simulation/modelsim/rtl_work/clk_bps1/_primary.vhd
uart_all/simulation/modelsim/rtl_work/clk_bps1/verilog.prw
uart_all/simulation/modelsim/rtl_work/clk_bps1/verilog.psm
uart_all/simulation/modelsim/rtl_work/detect/
uart_all/simulation/modelsim/rtl_work/detect/_primary.dat
uart_all/simulation/modelsim/r
uart_all/clk_bps.v
uart_all/clk_bps_read.v
uart_all/clk_bps_read.v.bak
uart_all/db/
uart_all/db/logic_util_heursitic.dat
uart_all/db/prev_cmp_uart_all.qmsg
uart_all/db/uart_all.(0).cnf.cdb
uart_all/db/uart_all.(0).cnf.hdb
uart_all/db/uart_all.(1).cnf.cdb
uart_all/db/uart_all.(1).cnf.hdb
uart_all/db/uart_all.(2).cnf.cdb
uart_all/db/uart_all.(2).cnf.hdb
uart_all/db/uart_all.(3).cnf.cdb
uart_all/db/uart_all.(3).cnf.hdb
uart_all/db/uart_all.(4).cnf.cdb
uart_all/db/uart_all.(4).cnf.hdb
uart_all/db/uart_all.(5).cnf.cdb
uart_all/db/uart_all.(5).cnf.hdb
uart_all/db/uart_all.(6).cnf.cdb
uart_all/db/uart_all.(6).cnf.hdb
uart_all/db/uart_all.(7).cnf.cdb
uart_all/db/uart_all.(7).cnf.hdb
uart_all/db/uart_all.ae.hdb
uart_all/db/uart_all.amm.cdb
uart_all/db/uart_all.asm.qmsg
uart_all/db/uart_all.asm.rdb
uart_all/db/uart_all.atom_map.rvd
uart_all/db/uart_all.cbx.xml
uart_all/db/uart_all.cmp.kpt
uart_all/db/uart_all.cmp.rdb
uart_all/db/uart_all.cmp_merge.kpt
uart_all/db/uart_all.db_info
uart_all/db/uart_all.eda.qmsg
uart_all/db/uart_all.fit.qmsg
uart_all/db/uart_all.hier_info
uart_all/db/uart_all.hif
uart_all/db/uart_all.idb.cdb
uart_all/db/uart_all.lpc.html
uart_all/db/uart_all.lpc.rdb
uart_all/db/uart_all.lpc.txt
uart_all/db/uart_all.map.bpm
uart_all/db/uart_all.map.cdb
uart_all/db/uart_all.map.hdb
uart_all/db/uart_all.map.kpt
uart_all/db/uart_all.map.logdb
uart_all/db/uart_all.map.qmsg
uart_all/db/uart_all.map.rdb
uart_all/db/uart_all.map_bb.cdb
uart_all/db/uart_all.map_bb.hdb
uart_all/db/uart_all.map_bb.logdb
uart_all/db/uart_all.pre_map.cdb
uart_all/db/uart_all.pre_map.hdb
uart_all/db/uart_all.root_partition.map.reg_db.cdb
uart_all/db/uart_all.routing.rdb
uart_all/db/uart_all.rpp.qmsg
uart_all/db/uart_all.rtlv.hdb
uart_all/db/uart_all.rtlv_sg.cdb
uart_all/db/uart_all.rtlv_sg_swap.cdb
uart_all/db/uart_all.sgate.rvd
uart_all/db/uart_all.sgate_sm.rvd
uart_all/db/uart_all.sgdiff.cdb
uart_all/db/uart_all.sgdiff.hdb
uart_all/db/uart_all.sld_design_entry.sci
uart_all/db/uart_all.sld_design_entry_dsc.sci
uart_all/db/uart_all.smart_action.txt
uart_all/db/uart_all.sta.qmsg
uart_all/db/uart_all.sta.rdb
uart_all/db/uart_all.stingray_io_sim_cache.99um_ff_1200mv_0c_fast.hsd
uart_all/db/uart_all.stingray_io_sim_cache.99um_ss_1200mv_0c_slow.hsd
uart_all/db/uart_all.stingray_io_sim_cache.99um_ss_1200mv_85c_slow.hsd
uart_all/db/uart_all.syn_hier_info
uart_all/db/uart_all.tis_db_list.ddb
uart_all/db/uart_all.tiscmp.fast_1200mv_0c.ddb
uart_all/db/uart_all.tiscmp.fastest_slow_1200mv_0c.ddb
uart_all/db/uart_all.tiscmp.fastest_slow_1200mv_85c.ddb
uart_all/db/uart_all.tiscmp.slow_1200mv_0c.ddb
uart_all/db/uart_all.tiscmp.slow_1200mv_85c.ddb
uart_all/db/uart_all.tmw_info
uart_all/detect.v
uart_all/incremental_db/
uart_all/incremental_db/README
uart_all/incremental_db/compiled_partitions/
uart_all/incremental_db/compiled_partitions/uart_all.db_info
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.cdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.dfp
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.hdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.kpt
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.logdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.cmp.rcfdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.cdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.dpi
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hbdb.cdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hbdb.hb_info
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hbdb.hdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hbdb.sig
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.hdb
uart_all/incremental_db/compiled_partitions/uart_all.root_partition.map.kpt
uart_all/read_control.v
uart_all/simulation/
uart_all/simulation/modelsim/
uart_all/simulation/modelsim/modelsim.ini
uart_all/simulation/modelsim/msim_transcript
uart_all/simulation/modelsim/rtl_work/
uart_all/simulation/modelsim/rtl_work/_info
uart_all/simulation/modelsim/rtl_work/_temp/
uart_all/simulation/modelsim/rtl_work/_vmake
uart_all/simulation/modelsim/rtl_work/clk_bps/
uart_all/simulation/modelsim/rtl_work/clk_bps/_primary.dat
uart_all/simulation/modelsim/rtl_work/clk_bps/_primary.dbs
uart_all/simulation/modelsim/rtl_work/clk_bps/_primary.vhd
uart_all/simulation/modelsim/rtl_work/clk_bps/verilog.prw
uart_all/simulation/modelsim/rtl_work/clk_bps/verilog.psm
uart_all/simulation/modelsim/rtl_work/clk_bps1/
uart_all/simulation/modelsim/rtl_work/clk_bps1/_primary.dat
uart_all/simulation/modelsim/rtl_work/clk_bps1/_primary.dbs
uart_all/simulation/modelsim/rtl_work/clk_bps1/_primary.vhd
uart_all/simulation/modelsim/rtl_work/clk_bps1/verilog.prw
uart_all/simulation/modelsim/rtl_work/clk_bps1/verilog.psm
uart_all/simulation/modelsim/rtl_work/detect/
uart_all/simulation/modelsim/rtl_work/detect/_primary.dat
uart_all/simulation/modelsim/r
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.