- url-exchange-mathord 此文件为动易系统配置url 转向方法
- tiaozhi0130 实现对基带信号进行2ASK
- upnp 在ubuntu下编译UPNP源代码
- Resizemodule03112002 Dynamic control resizing module Scott Peterson IBPeterson@cox.net The purpose of this module is to dynamically resize all of the controls on a form when it is resized. In order to impliment this module you must call its initialize sub on form load and pass it the form name. In order for it to do the dynamic resizing you must call the sizechange sub from the form s resize event and pass it the form name. This builds a VDB or virual database object as I ve called it for a control. I set the limit at 1000 wh
- pyserial-2.7.tar This module encapsulates the access for the serial port. It provides backends for Python running on Windows
- BPSK_MATLAB 基于MATLAB的2PSK通信系统仿真
文件名称:10_100m_ethernet-fifo.tar
介绍说明－－下载内容来自于网络，使用问题请自行百度
实现百兆以太网数据接收，可将百兆以太网数据存入FIFO中并读取。-implement 100M mac controller,and the receiver can read ethernet data,putting the data to fifo.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
10_100m_ethernet-fifo_convertor/
10_100m_ethernet-fifo_convertor/doc/
10_100m_ethernet-fifo_convertor/doc/10_100M_Ethernet-FIFO_Convertor.pdf
10_100m_ethernet-fifo_convertor/testbench/
10_100m_ethernet-fifo_convertor/testbench/wavefile/
10_100m_ethernet-fifo_convertor/testbench/wavefile/InitModule.vwf
10_100m_ethernet-fifo_convertor/testbench/wavefile/CRC_Module.vwf
10_100m_ethernet-fifo_convertor/verilog/
10_100m_ethernet-fifo_convertor/verilog/TxModule.v
10_100m_ethernet-fifo_convertor/verilog/EthernetModule.v
10_100m_ethernet-fifo_convertor/verilog/Readme_important!!!!!.txt
10_100m_ethernet-fifo_convertor/verilog/InitModule.v
10_100m_ethernet-fifo_convertor/verilog/test_feedback.v
10_100m_ethernet-fifo_convertor/verilog/common.v
10_100m_ethernet-fifo_convertor/verilog/concise.cpp
10_100m_ethernet-fifo_convertor/verilog/CRC_Module.v
10_100m_ethernet-fifo_convertor/verilog/tri_state.v
10_100m_ethernet-fifo_convertor/verilog/RxModule.v
10_100m_ethernet-fifo_convertor/verilog/Ethernet.fit.summary
10_100m_ethernet-fifo_convertor/doc/
10_100m_ethernet-fifo_convertor/doc/10_100M_Ethernet-FIFO_Convertor.pdf
10_100m_ethernet-fifo_convertor/testbench/
10_100m_ethernet-fifo_convertor/testbench/wavefile/
10_100m_ethernet-fifo_convertor/testbench/wavefile/InitModule.vwf
10_100m_ethernet-fifo_convertor/testbench/wavefile/CRC_Module.vwf
10_100m_ethernet-fifo_convertor/verilog/
10_100m_ethernet-fifo_convertor/verilog/TxModule.v
10_100m_ethernet-fifo_convertor/verilog/EthernetModule.v
10_100m_ethernet-fifo_convertor/verilog/Readme_important!!!!!.txt
10_100m_ethernet-fifo_convertor/verilog/InitModule.v
10_100m_ethernet-fifo_convertor/verilog/test_feedback.v
10_100m_ethernet-fifo_convertor/verilog/common.v
10_100m_ethernet-fifo_convertor/verilog/concise.cpp
10_100m_ethernet-fifo_convertor/verilog/CRC_Module.v
10_100m_ethernet-fifo_convertor/verilog/tri_state.v
10_100m_ethernet-fifo_convertor/verilog/RxModule.v
10_100m_ethernet-fifo_convertor/verilog/Ethernet.fit.summary
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.