- girth4_count 这是一个关于LDPC中的GIRTH4
- hardwaretest 基于ARM7开发的代码包括各个模块代码
- SPI-interface-Flash-read-and-write SmartArm3250实验平台(LPC3250)在winCE6.0中
- matlab-HSI2RGB matlab hsi到rgb转换源码 function rgb=hsi2rgb(hsi) a=size(hsi) b=a(1) H = hsi(:
- PhoneListGUI Exam3 variant 3 Icarnegie SSD3
- Artificial-bee-colony-algorithm 群智能算法可以用来优化多个参数的复杂函数式——人工蜂群算法
文件名称:Area-Delay-Power-Efficient-Carry-Select-Adder-usi
-
所属分类:
- 标签属性:
- 上传时间:2017-03-03
-
文件大小:595.9kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
Implementation of IEEE 2015 paper for Area–Delay–Power Efficient Carry-Select Adder using VLSI verilog .The code tested by modelsim and also main program is test.v . If have any trouble mail to anandg.embedd@gmail.com-Implementation of IEEE 2015 paper for Area–Delay–Power Efficient Carry-Select Adder using VLSI verilog .The code tested by modelsim and also main program is test.v . If have any trouble mail to anandg.embedd@gmail.com
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Area–Delay–Power Efficient Carry-Select Adder using verilog/Area–Delay–Powerr.pdf
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_4.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_5.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_3.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_4.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_5.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cs_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cs_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cs_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cs_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_3.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_4.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_5.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/full_adder.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/half_adder.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/hsg_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/hsg_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/hsg_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/hsg_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/modelsim.ini
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/rca.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/rca.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/stage1.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/stage2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/stage3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/stage4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/test.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/test.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/vsim.wlf
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_2/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_2/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_2/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_3/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_3/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_3/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_4/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_4/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_4/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_5/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_5/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_5/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_2/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_2/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_2/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_3/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_3/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_3/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_4/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_4/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_4/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_5/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_5/_prima
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_4.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_0_5.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_3.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_4.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cg_1_5.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cs_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cs_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cs_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/cs_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_3.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_4.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/fsg_5.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/full_adder.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/half_adder.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/hsg_2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/hsg_3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/hsg_4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/hsg_5.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/modelsim.ini
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/rca.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/rca.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/stage1.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/stage2.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/stage3.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/stage4.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/test.v
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/test.v.bak
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/vsim.wlf
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_2/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_2/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_2/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_3/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_3/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_3/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_4/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_4/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_4/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_5/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_5/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_0_5/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_2/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_2/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_2/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_3/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_3/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_3/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_4/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_4/_primary.dat
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_4/_primary.vhd
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_5/verilog.asm
Area–Delay–Power Efficient Carry-Select Adder using verilog/Code/work/cg_1_5/_prima
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.