CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:sdr sdram controller

  • 所属分类：
    VHDL编程
  • 标签属性：
    [PDF]
  • 上传时间：
    2008-10-13
  • 文件大小：
    2.35mb
  • 已下载：
    1次
  • 提 供 者：
    陈****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

ALTERA sdram

vhdl与verilog参考设计-Altera SDRAM VHDL and Verilog reference design
(系统自动生成,下载前可以参看下载内容)

下载文件列表

sdr sdram controller/
sdr sdram controller/sdr_sdram.pdf
sdr sdram controller/verilog/
sdr sdram controller/verilog/doc/
sdr sdram controller/verilog/doc/readme.txt
sdr sdram controller/verilog/doc/sdr_sdram.pdf
sdr sdram controller/verilog/model/
sdr sdram controller/verilog/model/mt48lc8m16a2.v
sdr sdram controller/verilog/route/
sdr sdram controller/verilog/route/PLL1.v
sdr sdram controller/verilog/route/sdr_sdram.csf
sdr sdram controller/verilog/route/sdr_sdram.esf
sdr sdram controller/verilog/route/sdr_sdram.vqm
sdr sdram controller/verilog/simulation/
sdr sdram controller/verilog/simulation/modelsim.ini
sdr sdram controller/verilog/simulation/readme.txt
sdr sdram controller/verilog/simulation/sdr_sdram_tb.v
sdr sdram controller/verilog/simulation/work/
sdr sdram controller/verilog/simulation/work/altclklock/
sdr sdram controller/verilog/simulation/work/altclklock/verilog.psm
sdr sdram controller/verilog/simulation/work/altclklock/_primary.dat
sdr sdram controller/verilog/simulation/work/altclklock/_primary.vhd
sdr sdram controller/verilog/simulation/work/command/
sdr sdram controller/verilog/simulation/work/command/verilog.psm
sdr sdram controller/verilog/simulation/work/command/_primary.dat
sdr sdram controller/verilog/simulation/work/command/_primary.vhd
sdr sdram controller/verilog/simulation/work/control_interface/
sdr sdram controller/verilog/simulation/work/control_interface/verilog.psm
sdr sdram controller/verilog/simulation/work/control_interface/_primary.dat
sdr sdram controller/verilog/simulation/work/control_interface/_primary.vhd
sdr sdram controller/verilog/simulation/work/mt48lc8m16a2/
sdr sdram controller/verilog/simulation/work/mt48lc8m16a2/verilog.psm
sdr sdram controller/verilog/simulation/work/mt48lc8m16a2/_primary.dat
sdr sdram controller/verilog/simulation/work/mt48lc8m16a2/_primary.vhd
sdr sdram controller/verilog/simulation/work/pll1/
sdr sdram controller/verilog/simulation/work/pll1/verilog.psm
sdr sdram controller/verilog/simulation/work/pll1/_primary.dat
sdr sdram controller/verilog/simulation/work/pll1/_primary.vhd
sdr sdram controller/verilog/simulation/work/sdr_data_path/
sdr sdram controller/verilog/simulation/work/sdr_data_path/verilog.psm
sdr sdram controller/verilog/simulation/work/sdr_data_path/_primary.dat
sdr sdram controller/verilog/simulation/work/sdr_data_path/_primary.vhd
sdr sdram controller/verilog/simulation/work/sdr_sdram/
sdr sdram controller/verilog/simulation/work/sdr_sdram/verilog.psm
sdr sdram controller/verilog/simulation/work/sdr_sdram/_primary.dat
sdr sdram controller/verilog/simulation/work/sdr_sdram/_primary.vhd
sdr sdram controller/verilog/simulation/work/sdr_sdram_tb/
sdr sdram controller/verilog/simulation/work/sdr_sdram_tb/verilog.psm
sdr sdram controller/verilog/simulation/work/sdr_sdram_tb/_primary.dat
sdr sdram controller/verilog/simulation/work/sdr_sdram_tb/_primary.vhd
sdr sdram controller/verilog/simulation/work/_info
sdr sdram controller/verilog/source/
sdr sdram controller/verilog/source/altclklock.v
sdr sdram controller/verilog/source/Command.v
sdr sdram controller/verilog/source/compile_all.v
sdr sdram controller/verilog/source/control_interface.v
sdr sdram controller/verilog/source/Params.v
sdr sdram controller/verilog/source/PLL1.v
sdr sdram controller/verilog/source/sdr_data_path.v
sdr sdram controller/verilog/source/sdr_sdram.v
sdr sdram controller/verilog/synthesis/
sdr sdram controller/verilog/synthesis/synplicity/
sdr sdram controller/verilog/synthesis/synplicity/sdr_sdram.prj
sdr sdram controller/vhdl/
sdr sdram controller/vhdl/doc/
sdr sdram controller/vhdl/doc/readme.txt
sdr sdram controller/vhdl/doc/sdr_sdram.pdf
sdr sdram controller/vhdl/model/
sdr sdram controller/vhdl/model/io_utils.vhd
sdr sdram controller/vhdl/model/mt48lc8m16a2.vhd
sdr sdram controller/vhdl/model/mt48lc8m16a2.zip
sdr sdram controller/vhdl/model/mti_pkg.vhd
sdr sdram controller/vhdl/model/stdlogar.vhd
sdr sdram controller/vhdl/model/util1164.vhd
sdr sdram controller/vhdl/route/
sdr sdram controller/vhdl/route/pll1.vhd
sdr sdram controller/vhdl/route/sdr_sdram.csf
sdr sdram controller/vhdl/route/sdr_sdram.esf
sdr sdram controller/vhdl/route/sdr_sdram.vqm
sdr sdram controller/vhdl/simulation/
sdr sdram controller/vhdl/simulation/APEX20KE_MF.VHD
sdr sdram controller/vhdl/simulation/io_utils.vhd
sdr sdram controller/vhdl/simulation/lpm_pack.vhd
sdr sdram controller/vhdl/simulation/modelsim.ini
sdr sdram controller/vhdl/simulation/mt48lc8m16a2.vhd
sdr sdram controller/vhdl/simulation/mti_pkg.vhd
sdr sdram controller/vhdl/simulation/readme.txt
sdr sdram controller/vhdl/simulation/sdr_sdram_tb.vhd
sdr sdram controller/vhdl/simulation/stdlogar.vhd
sdr sdram controller/vhdl/simulation/util1164.vhd
sdr sdram controller/vhdl/simulation/work/
sdr sdram controller/vhdl/simulation/work/altcam/
sdr sdram controller/vhdl/simulation/work/altcam/behave.dat
sdr sdram controller/vhdl/simulation/work/altcam/behave.psm
sdr sdram controller/vhdl/simulation/work/altcam/_primary.dat
sdr sdram controller/vhdl/simulation/work/altclklock/
sdr sdram controller/vhdl/simulation/work/altclklock/behavi

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com

浏览历史记录

关闭