test/ise/automake.log
test/ise/coregen.log
test/ise/coregen.prj
test/ise/fpga.cmd_log
test/ise/fpga.lso
test/ise/fpga.ngc
test/ise/fpga.ngr
test/ise/fpga.prj
test/ise/fpga.stx
test/ise/fpga.syr
test/ise/fpga_top.lso
test/ise/fpga_top.prj
test/ise/fpga_top.sch
test/ise/fpga_top.stx
test/ise/fpga_top.sym
test/ise/fpga_top.tfi
test/ise/fpga_top.vf
test/ise/fpga_top_vhdl.prj
test/ise/fpga_vhdl.prj
test/ise/prjname.lso
test/ise/test.dhp
test/ise/test.npl
test/ise/top.sch
test/ise/top.sym
test/ise/xst/work/hdllib.ref
test/ise/xst/work/vlg22/fpga.bin
test/ise/xst/work/vlg54/fpga_top.bin
test/ise/__projnav/coregen.rsp
test/ise/__projnav/fpga.xst
test/ise/__projnav/fpga_top.xst
test/ise/__projnav/fpga_top_jhdparse_tcl.rsp
test/ise/__projnav/runXst_tcl.rsp
test/ise/__projnav/test.gfl
test/ise/__projnav/test_flowplus.gfl
test/ise/__projnav/top_jhdparse_tcl.rsp
test/ise/__projnav/xst_sprjTOstx_tcl.rsp
test/ise/__projnav.log
test/modelsim/test.cr.mti
test/modelsim/test.mpf
test/modelsim/vsim.wlf
test/modelsim/wave.do
test/modelsim/wave2.do
test/modelsim/work/@v51/verilog.asm
test/modelsim/work/@v51/_primary.dat
test/modelsim/work/@v51/_primary.vhd
test/modelsim/work/fpga/verilog.asm
test/modelsim/work/fpga/_primary.dat
test/modelsim/work/fpga/_primary.vhd
test/modelsim/work/mt48lc1m16a1/verilog.asm
test/modelsim/work/mt48lc1m16a1/_primary.dat
test/modelsim/work/mt48lc1m16a1/_primary.vhd
test/modelsim/work/top/verilog.asm
test/modelsim/work/top/_primary.dat
test/modelsim/work/top/_primary.vhd
test/modelsim/work/_info
test/src/fpga.v
test/src/global.h
test/src/mt48lc1m16a1-8a.v
test/src/top.v
test/src/V51.v
test/ise/xst/work/vlg22
test/ise/xst/work/vlg54
test/ise/xst/work
test/modelsim/work/@v51
test/modelsim/work/fpga
test/modelsim/work/mt48lc1m16a1
test/modelsim/work/top
test/ise/xst
test/ise/__projnav
test/modelsim/work
test/ise
test/modelsim
test/src
test