搜索资源列表
mpeg
- code to implement mpeg in vlsi
thesis1
- thesis report related to vlsi area, specially for oscillator circuits
jeas_reversable-vedic-multiplier
- reversible logic is mainly used to achieve low power. peres gate HUG gate is used to design a vedic multiplier. reversible gate we can give n numbers of input and we can get n number of output