搜索资源列表
async--RS232
- async--RS232VERILOG HDL原代码-async -- RS232VERILOG HDL source
USB2.0_Slave_FIFO_ASync
- This an USB2.0 chip CY7C68013 Configuraion Example for Slave FIFO mode with \"async\" mode.
Embedded-Linux-GPRS
- 嵌入式Linux下实现GPRS拨号上网 本人使用FriendlyARM开发板（miniARM2440）与GPRS模块（SIM300，用广州动感地带的手机卡，cmnet 连接）实现了基于PPP的拨号上网，方法如下： 1.首先得让内核支持PPP，进入Linux 内核目录（kernel-2.6 或 以上内核版本），执行 #make menuconfig 添加如下内核选项： Device Drivers ---> Network device support ---> <
UART
- Universal async Transmitter Receiver
async-receive
- 通讯verilog程序，主要是接受部分，传输速率为192-Verilog communications procedures, the main part is to accept
async_fifo
- verilog HDL写的异步fifo代码及测试平台，直接可用，可生成RTL代码-asynchronous fifo write verilog HDL code and test platform, directly available, can generate RTL code for
asyn_counter
- async counter,, test bench included-async counter,, test bench included..
Async-fifo
- Asynchronous Fifo tested and aproved.
GrayCounter2
- gray counter for async FIFO design
89201_uart_async-v10
- FUJITSU MCU UART 同步源碼-FUJITSU MCU UART ASYNC SOURCE CODE
async-FIFO
- 采用VHDL实现异步的FIFO程序，是学习FPGA的重点内容-VHDL implementation using asynchronous FIFO procedures, the key elements to learn FPGA! !
RTC-on-AVR[AN134]
- Real Time Clock using Async. Timer on AVR 8 bit Controller
ff_nika
- this is simple flipflop async design in vhdl
aFifo.vhd.txt
- Async. FIFO for rtl coding and simulation
async_reset_dff
- 异步复位的D触发器 vhdl fpga xilinx spartan-3e-D flip flop async-reset vhdl fpga xilinx spartan-3e
LFSR_FIFO_GasP
- • LFSR uses global clock > Every stage contains valid data > Data moves in lock-step > Bit sequencing and synchronization implicitly enforced • Async implementation requires explicit control > Not every stage contains
async-fifo
- Verilog codes for asynchrounous fifo design
Async-FIFO-VHDL
- 异步FIFO VHDL代码实现，包括：async_fifo_show_ahead.vhd， async_fifo_show_ahead_rd_task_logic.vhd，async_fifo_show_ahead_wr_task_logic.vhd， sync_r2w.vhd，sync_ram_std_dc.vhd，sync_w2r.vhd-The asynchronous FIFO VHDL code implementation, including: async_fi
async.v
- verilog code for UART module