搜索资源列表
bios
- 系统BIOS的VHDL设计与实现，可在FPGA上验证，对小型系统的可靠性有深刻的认识。-System BIOS Design and Implementation of VHDL, the FPGA can be verified, for small systems have a deep understanding of reliability.
QuartusIIhelp2
- Program: eSupport.com BIOS Agent Version 3.66 BIOS Date: 10/31/08 BIOS Type: American Megatrends BIOS ID: 64-0100-000001-00101111-103108-Cantiga-N80VC207 OEM Sign-On: BIOS Date: 10/31/08 Ver: 207-Program: eSupport.com BIOS Agent Version 3.6
winphlash1716
- WinPhlash rare program for reflash Phoenix bios
LPC-program-CPLD
- 使用quartus开发。该程序通过VHDL语言实现了LPC时序。控制了2个LED数码管，通过读取LPC总线的上BIOS的数据，实现了计算机排故的POST卡功能。-Use quartus development. The program through the VHDL language to achieve a LPC timing. Control of the two LED digital tube, by reading the BIOS on the LPC bus data to a
fft
- 因此，即便使用ISR而不是HWI,他的中断延时也是蛮大的，因此，我想知道，对于这种强实时的应用如何考虑，裸跑我认为可能比SYS/BIOS还要好一些。(Square brackets ( [ and ] ) identify an optional parameter. If you use an optional parameter, you specify the information within the brackets. Unless the square brac)