搜索资源列表
leon3-altera-ep2s60-ddr
- This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOT
TXT2UCF
- 本软件为将PADS的原理图数据转换成FPGA软件引脚输入文件的软件。sch 转 ucf or tcl-The software for the schematic diagram of the PADS data into FPGA software pin input file . sch to ucf or tcl
Pads-HotKey-Editor
- hardware PCB Pads-HotKey-Editor
LIP2121CORE_pads_dram_controller
- Pads for DRAM CONTROLLER Verilog MODULE
PADS-Layout
- PADS Layout四层板设置教程,对于入门学PADS Layout四层板很有帮助。-PADS Layout four-layer board set tutorial, learn PADS Layout for entry four-layer board is helpful.